

AN6398, AN6398S

VTR SECAM Color Killer Circuits




■ Outline

The AN6398 and the AN6398S are integrated circuit designed for VTR SECAM killer and constitute a VTR SECAM-system color signal processing circuit by combining with the AN6397 or the AN5397S.

■ Features

- The functions consist of :
 - Noise-gate circuit
 - SECAM-killer circuit
- Supply voltage : 5V

■ Block Diagram



■ Pin

Pin No.	Pin Name	Pin No.	Pin Name
1	ID Gate Pulse	11	Killer Output
2	Chroma Input (II)	12	Chroma Output
3	GND	13	Auto/Manual SW
4	ID Gate Output	14	Chroma Input (I)
5	Trap Filter Output	15	V Blank Pulse Input
6	Filter	16	V _{cc}
7	Half f _H Tuning Amp. Output	17	MM3 Control
8	Half f _H Input	18	MM2 Control
9	S & H	19	MM1 Control
10	GND	20	H Sync. Pulse Input

■ Absolute Maximum Ratings (Ta=25°C)


Item	Symbol	Rating	Unit
Supply voltage	V _{CC}	6.0	V
Power dissipation (Ta=70°C)	P _D	250	mW
Operating ambient temperature	T _{opr}	-20~+70	°C
Storage temperature	T _{stg}	-40~+125	°C

■ Electrical Characteristics (V_{CC}=5V, Ta=25°C±2°C)



Item	Symbol	Test Circuit	Condition	min.	typ.	max.	Unit
Total circuit current	I _{tot}	1		22		43	mA
ID gate pulse input sensitivity	S ₁	2		2			V _{P-P}
Forced color input voltage	V _{I(H-13)}	3		4.5		5	V
Forced monochrome input voltage	V _{I(L-13)}	4		0		0.5	V
Lead-in current (Killer mode)	I _{O-11}	4	Pin ⑩ 0.3V	0.5		2	mA
Monochrome evaluation level (Killer mode)	S _(B/W-9)	5				1.3	V
Color evaluation level (Killer mode)	S _(Color-9)	5		2.2			V
H Sync. pulse input voltage (High)	V _{IH-20}	6		3.5		5	V
H Sync. pulse input voltage (Low)	V _{IL-20}	6		0		0.5	V
V blank pulse input voltage (High)	V _{IH-15}	7		3		5	V
V blank pulse input voltage (Low)	V _{IL-15}	7		0		0.3	V
Gate amp. gain	G _{V-12}	8	Pin ⑭ input 400 mV _{P-P}	1		6	dB
Gate amp. cross talk	CT ₁₂	8				-30	dB
Gate amp. offset voltage	V _{offset}	9		-50		+50	mV

Note) Operating supply voltage range V_{CC(OPP)}=4.5~5.5V


Test Circuit 1 (I_{tot})



Test Circuit 2 (S_i)



Test Circuit 3 (V_{IH-13})




V_{14-13} is a Pin ⑬ DC voltage when a sine wave of about $0.4V_{P-P}$ is output to the Pin ①.

Note) Adjust Pin ⑦ external L properly so that the following relations with Pin ⑦ external C will be met : (about 7.1mH)

$$\frac{f_H}{2} = \frac{1}{2 \times \sqrt{LC}}$$

Test Circuit 4 (V_{IL-13} , I_{0-11})




V_{IL-13} : Pin ⑬ voltage when the Pin ① leads in a current of about 1mA.

I_{0-11} : Pin ① lead-in current when a Pin ⑬ voltage is 0V

Note 1) Pin ⑦ external L-C relations should be $\frac{f_H}{2} = \frac{1}{2\pi\sqrt{LC}}$

Note 2) Adjust the Pin ⑦ external variable resistor so that a Pin ⑧ amplitude will be $0.9V_{P-P}$.


Test Circuit 5 ($S_{(B/W-9)}$, $S_{(Color-9)}$)



$S_{(S/W-9)}$: Pin ⑨ voltage when a Pin ⑫ voltage comes Low (about 0.4V)

$S_{(Color-9)}$: Pin ⑨ voltage when the Pin ⑫ voltage comes High (about 5V)


Test Circuit 6 (V_{IH-20} , V_{IL-20})



V_{IL-20} : Pin ⑳ voltage to output a sine wave of about $0.6V_{P-P}$ to the Pin ⑫

V_{IH-20} : Pin ⑳ voltage not to output the level signal above to the Pin ⑫


Test Circuit 7 (V_{IH-15} , V_{IL-15})



V_{IL-15} : Pin 15 voltage to output a sine wave of about 0.6V_{P-P} to the Pin 12


V_{IH-15} : Pin 15 voltage not to output the signal of the level above to the Pin 12

Test Circuit 8 (G_{V-12} , CT_{12})




G_{V-12} : Ratio of Pin 12 output amplitude and Pin 14 input amplitude when the Pin 13 is set to 5V

Test Circuit 9 (V_{offset})



Application Circuit




Precautions for Use

1) MM1, MM2 and MM3 delay times

$$T_D = C_x \cdot R_x \cdot \ln 2 \quad C_x \begin{matrix} \blacktriangle \\ \blacktriangledown \end{matrix} \begin{pmatrix} C_x \text{ and } R_x \text{ are external constant} \\ \text{values for each MM} \end{pmatrix}$$

2) MM1 through MM3 standard setting



* $1H - (T_{D-19} + T_{D-18}) = 1.5 \mu s$

* $(T_{D-18} + T_{D-18} + T_{D-17}) - H = 5.3 \mu s$

* A lead-in current for each MM is 0.3 to 4.0mA.

3) Half H frequency adjustment

Use LC so that a value of Pin 7 external LC will be $\frac{f_H}{2} = \frac{1}{2\pi\sqrt{LC}}$

4) Half H level adjustment

For a value the Pin 7 external variable resistor, make adjustment so that Pin 8 input signal level will be $0.90V_{p-p}$ when inputting a standard-level signal to combined AN6397 and inputting the standard-level signal to the Pins 1 and 2 of AN6398.

Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
Consult our sales staff in advance for information on the following applications:
 - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
 - Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
 - Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.