

MTC8104M32-xx2A1-01

DRAM CARD

DESCRIPTION

The MTC8104M32-xx2A1-01 is a 4M-byte dynamic RAM card composed of 1M-word × 32-bit, being a 88-pin 2-piece type card proposed by the DRAM card guide-line of JEIDA. This provides a built-in buffer IC together with the DRAM device.

FEATURES

- 1,048,576-word × 32-bit Organization
- Buffer built-in IC
- Card Size : 85.6 (Length) × 54.0 (Width) × 3.3 (Thickness) [mm]
- Connector : 88 pins 2 pieces
- Power Supply Voltage : Single 5 [V] supply, ±5% tolerance
- Input : $V_{IH} \geq 2.4$ [V], $V_{IL} \leq 0.8$ [V]
- Output : TTL compatible/3-state
- Refresh : 1024 cycles / 128ms
- \overline{CAS} before \overline{RAS} refresh, \overline{RAS} only refresh capability
- PD Pin (Presence Detect Pin)


	PD8	PD7	PD6	PD5	PD4	PD3	PD2	PD1
MTC8104M32-702A1-01	NC	NC	G	NC	G	G	NC	G
MTC8104M32-802A1-01	NC	G	NC	NC	G	G	NC	G
MTC8104M32-102A1-01	NC	G	G	NC	G	G	NC	G

"NC" indicates that PD pin is an open state in the card and "G" indicates that it is connected to GND.

PRODUCT FAMILY

Family	Access Time			Power Consumption	
	t _{RAC}	t _{AA}	t _{CAC}	Operating	Standby (MOS)
MTC8104M32-702A1-01	70ns	45ns	30ns	4200mW	9.5mW
MTC8104M32-802A1-01	80ns	50ns	30ns	3780mW	9.5mW
MTC8104M32-102A1-01	100ns	60ns	35ns	3360mW	9.5mW


PIN CONFIGURATION



Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	GND	31	NC	61	A9
2	DQ0	32	NC	62	NC
3	DQ1	33	NC	63	GND
4	DQ2	34	DQ9	64	NC
5	DQ3	35	NC	65	NC
6	DQ4	36	DQ10	66	<u>CAS2</u>
7	DQ5	37	V _{cc}	67	GND
8	DQ6	38	DQ11	68	<u>CAS3</u>
9	V _{cc}	39	DQ12	69	NC
10	DQ7	40	DQ13	70	<u>WE</u>
11	NC	41	DQ14	71	PD1
12	NC	42	DQ15	72	PD3
13	A0	43	DQ16	73	GND
14	A2	44	GND	74	PD5
15	V _{cc}	45	GND	75	PD7
16	A4	46	DQ18	76	PD8
17	NC	47	DQ19	77	NC
18	A6	48	DQ20	78	NC
19	A8	49	DQ21	79	NC
20	NC	50	DQ22	80	DQ27
21	NC	51	DQ23	81	DQ28
22	<u>RAS0</u>	52	DQ24	82	DQ29
23	<u>CAS0</u>	53	DQ25	83	DQ30
24	<u>CAS1</u>	54	NC	84	DQ31
25	NC	55	NC	85	DQ32
26	<u>RAS2</u>	56	GND	86	DQ33
27	V _{cc}	57	A1	87	DQ34
28	PD2	58	A3	88	GND
29	PD4	59	A5		
30	PD6	60	A7		

- Notes:
- DQ_n : Data Bus (Input and Output)
 - A0 - A9 : Address Input
 - RAS0, RAS2 : Row Address Strobe Input
 - CAS0 - CAS3 : Column Address Strobe Input
 - PD1 - PD8 : Presence Detect Pin

BLOCK DIAGRAM



D0 - D7 : MSM51440BL

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition	Rating	Unit
Pin Voltage	V_T	$T_a = 25^\circ\text{C}$	-0.5 to 7.0	V
Short Circuit Output Current	I_{OS}	$T_a = 25^\circ\text{C}$	50	mA
Operating Temperature	T_{opr}	—	0 to 55	$^\circ\text{C}$
Storage Temperature	T_{stg}	—	-20 to 65	$^\circ\text{C}$

RECOMMENDED OPERATING CONDITIONS

(Ta = 0 to 55°C)

Parameter	Symbol	Condition	Min.	Typ.	Max.	Unit.
Power Supply Voltage	V_{CC}	—	4.75	5.0	5.25	V
	V_{SS}	—	0	0	0	V
Input High Voltage	V_{IH}	—	2.4	—	V_{CC}	V
Input Low Voltage	V_{IL}	—	0	—	0.8	V

ELECTRICAL CHARACTERISTICS

DC Characteristics

($V_{CC} = 5V \pm 5\%$, $T_a = 0$ to $55^\circ C$)

Parameter	Symbol	Condition	MTC8104M32 -702A1-01		MTC8104M32 -902A1-01		MTC8104M32 -102A1-01		Unit	Note	
			Min.	Max.	Min.	Max.	Min.	Max.			
			Input Leakage Current (Except \overline{RAS})	I_{L1}	$0V \leq V_I \leq V_{CC}$ All other pins not under test=0V	-10	10	-10			10
Input Leakage Current (\overline{RAS})	I_{L12}	$0V \leq V_I \leq V_{CC}$ All other pins not under test = 0V	-40	40	-40	40	-40	40	μA		
Output Leakage Current	I_{LO}	DQn = disable $0V \leq V_O \leq V_{CC}$	-10	10	-10	10	-10	10	μA		
Output High Voltage	V_{OH}	$I_{OH} = -5.0mA$	2.4	V_{CC}	2.4	V_{CC}	2.4	V_{CC}	V		
Output Low Voltage	V_{OL}	$I_{OL} = 4.2mA$	0	0.4	0	0.4	0	0.4	V		
Power Supply Current (Operating)	I_{CC1}	\overline{RAS} CAS cycling $t_{RC} = min$	-	800	-	720	-	640	mA	1, 2	
Power Supply Current (Standby)	I_{CC2}	$\overline{RAS} = V_{IH}$ CAS = V_{IH} DQn = Hz	TTL	-	16.2	-	16.2	-	16.2	mA	
			MOS	-	1.8	-	1.8	-	1.8		
Power Supply Current (\overline{RAS} Only Refresh)	I_{CC3}	\overline{RAS} cycling CAS = V_{IH} $t_{RC} = min$	-	800	-	720	-	640	mA	1, 2	
Power Supply Current (CAS Before \overline{RAS} Refresh)	I_{CC6}	\overline{RAS} cycling	-	800	-	720	-	640	mA	1, 2	
Power Supply Current (Fast Page Mode)	I_{CC7}	$\overline{RAS} = V_{IL}$ CAS cycling $t_{PC} = min$	-	650	-	570	-	490	mA	1, 3	

- Notes: 1. Specified values are obtained with the output open.
 2. Address can be changed once or less while $\overline{RAS} = V_{IL}$.
 3. Address can be changed once or less while CAS = V_{IH} .

Capacitance

($T_a = 25^\circ C$, $f = 1MHz$)

Parameter	Symbol	Typ.	Max.	Unit
Input Capacitance (A0 - A9, WE)	C_{IN1}	—	15	pF
Input Capacitance (CAS0 - CAS3)	C_{IN2}	—	15	pF
Input Capacitance ($\overline{RAS0}, \overline{RAS2}$)	C_{IN3}	—	43	pF
Output Capacitance (DQn)	C_{OUT}	—	18	pF

AC Characteristics (1/2)

(V_{CC} = 5V ± 5%, T_a = 0 to 55°C) Note 1, 2, 3

Parameter	Symbol	MTC8104M32 -702A1-01		MTC8104M32 -802A1-01		MTC8104M32 -102A1-01		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Random Read or Write Cycle Time	t _{RC}	130	-	150	-	180	-	ns	
Fast Page Mode Cycle Time	t _{PC}	55	-	60	-	65	-	ns	
Access Time from $\overline{\text{RAS}}$	t _{RAC}	-	70	-	80	-	100	ns	4, 5
Access Time from $\overline{\text{CAS}}$	t _{CAC}	-	30	-	30	-	35	ns	4, 5
Access Time from Column Address	t _{AA}	-	45	-	50	-	60	ns	4, 6
Access Time from $\overline{\text{CAS}}$ Precharge	t _{CPA}	-	50	-	55	-	60	ns	4
Output Low Impedance Time from $\overline{\text{CAS}}$	t _{CLZ}	0	-	0	-	0	-	ns	4
Output Turn-off Delay Time	t _{OFF}	0	30	0	30	0	30	ns	7
Transition Time	t _T	3	50	3	50	3	50	ns	3
Refresh Period	t _{REF}	-	128	-	128	-	128	ms	
$\overline{\text{RAS}}$ Precharge Time	t _{RP}	50	-	60	-	70	-	ns	
$\overline{\text{RAS}}$ Pulse Width	t _{RAS}	70	10K	80	10K	100	10K	ns	
$\overline{\text{RAS}}$ Pulse Width (Fast Page Mode)	t _{RASP}	70	100K	80	100K	100	100K	ns	
$\overline{\text{RAS}}$ Hold Time	t _{RSH}	30	-	30	-	35	-	ns	
$\overline{\text{CAS}}$ Precharge Time	t _{CP}	10	-	10	-	10	-	ns	
$\overline{\text{CAS}}$ Pulse Width	t _{CAS}	20	10K	20	10K	25	10K	ns	
$\overline{\text{CAS}}$ Hold Time	t _{CSH}	70	-	80	-	100	-	ns	
$\overline{\text{CAS}}$, $\overline{\text{RAS}}$ Precharge Time	t _{CRP}	15	-	15	-	15	-	ns	
$\overline{\text{RAS}}$, $\overline{\text{CAS}}$ Delay Time	t _{RC_D}	20	40	20	50	25	65	ns	5
$\overline{\text{RAS}}$, Column Address Delay Time	t _{RAD}	15	25	15	30	20	40	ns	6
Row Address Set-up Time	t _{ASR}	10	-	10	-	10	-	ns	
Row Address Hold Time	t _{RAH}	10	-	10	-	15	-	ns	
Column Address Set-up Time	t _{ASC}	5	-	5	-	5	-	ns	
Column Address Hold Time	t _{CAH}	20	-	20	-	25	-	ns	
Column Address Hold Time from $\overline{\text{RAS}}$	t _{AR}	55	-	60	-	75	-	ns	
Column Address, $\overline{\text{RAS}}$ Lead Time	t _{RAL}	45	-	50	-	60	-	ns	
Read Command Set-up Time	t _{RCS}	5	-	5	-	5	-	ns	
Read Command Hold Time	t _{RCH}	5	-	5	-	5	-	ns	8
Read Command Hold Time from $\overline{\text{RAS}}$	t _{RRH}	0	-	0	-	0	-	ns	8
Write Command Set-up Time	t _{WCS}	5	-	5	-	5	-	ns	
Write Command Hold Time	t _{WCH}	20	-	20	-	25	-	ns	

AC Characteristics (2/2)


(V_{CC} = 5V ± 5%, T_a = 0 to 55°C) Note 1, 2, 3

Parameter	Symbol	MTC8104M32 -702A1-01		MTC8104M32 -902A1-01		MTC8104M32 -102A1-01		Unit	Note
		Min.	Max.	Min.	Max.	Min.	Max.		
Write Command Hold Time from $\overline{\text{RAS}}$	t _{WCR}	55	-	60	-	75	-	ns	
Write Command Pulse Width	t _{WP}	20	-	20	-	25	-	ns	
Data Input Set-up Time	t _{DS}	10	-	10	-	10	-	ns	
Data Input Hold Time	t _{DH}	15	-	15	-	20	-	ns	
Data Input Hold Time from $\overline{\text{RAS}}$	t _{DHR}	55	-	60	-	75	-	ns	
$\overline{\text{CAS}}$ Active Delay Time from $\overline{\text{RAS}}$ Precharge	t _{RPC}	10	-	10	-	10	-	ns	
$\overline{\text{CAS}}$ Set-up Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CSR}	20	-	20	-	20	-	ns	
$\overline{\text{CAS}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{CHR}	30	-	30	-	30	-	ns	
$\overline{\text{WE}}$, $\overline{\text{RAS}}$ Precharge Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{WRP}	20	-	20	-	20	-	ns	
$\overline{\text{WE}}$ Hold Time ($\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$)	t _{WRH}	10	-	10	-	10	-	ns	


- Notes:
1. An initial pause of 200μs is required after V_{CC} achieves to the specified voltage since power-up and is followed by a minimum of 8 refresh cycles ($\overline{\text{RAS}}$ only refresh cycle or $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle)
 2. The AC characteristics assume t_T = 5ns.
 3. The input refresh levels for timing regulation are V_{IH} (min.) and V_{IL} (max.). Transition time (t_T) is a time to be transited between V_{IH} and V_{IL}.
 4. Measured with a load circuit equipment to 2TTL loads and 100PF.
 5. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled exclusively by t_{CAC}.
 6. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled exclusively by t_{AA}.
 7. t_{OFF} (max.) defined the time at which the output achieves the open circuit condition.
 8. If either t_{RRH} or t_{RCH} is satisfied, a write operation is not executed.

TIMING WAVEFORM


Read Cycle




Write Cycle (Early Write)




Fast Page Mode Read Cycle




Fast Page Mode Write Cycle




RAS Only Refresh Cycle




CAS Before RAS Refresh Cycle





Hidden Refresh Read Cycle



Hidden Refresh Write Cycle



PACKAGE DIMENSIONS



Bottom View from A Arrow Side

[Unit: mm]