**TDA9840** 

### **FEATURES**

- Supply voltage 5 to 8 V
- · De-emphasis
- Source selector
- Level and stereo matrix adjustment possible via the I<sup>2</sup>C-bus
- I<sup>2</sup>C-bus transceiver
- AF inputs for NICAM or AM sound (standard L)
- · AF outputs for Main and SCART
- AF input and output signals selectable via the I2C-bus
- Information for identified transmission mode is readable via I<sup>2</sup>C-bus
- Software is compatible with the TDA8415/16/17
- · Quartz oscillator and clock generator
- · Three digital PLL, alignment-free
- · Two digital integrators, alignment-free
- Stabilizer circuit for ripple rejection and constant output signals
- · ESD protection of all pins.



#### GENERAL DESCRIPTION

The TDA9840 is a stereo/dual sound processor for TV and VTR sets. Its identification ensures safe operation by using internal digital PLL technique with extremely small bandwidth, synchronous detection and digital integration (switching time maximum 2.3 s; identification concerning the main functions).

### ORDERING INFORMATION

TYPE NUMBER		PACKAGE					
I TPE NUMBER	NAME	DESCRIPTION	VERSION				
TDA9840	DIP20	plastic dual in-line package; 20 leads (300 mil)	SOT146-1				
TDA9840T	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1				


TDA9840

### QUICK REFERENCE DATA


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 18)		4.5	5	8.8	V
IР	supply current (pin 18)		15.5	16.5	20.5	mA
V <sub>i(rms)</sub>	nominal input signal voltage (V <sub>i 1</sub> , V <sub>i 2</sub> , V <sub>i 3</sub> ) (RMS value)	54% modulation	_	250	-	mV
V <sub>o(rms)</sub>	nominal output signal voltage (RMS value)	THD ≤ 0.3% 54% modulation	-	500	_	mV
V <sub>o(rms)</sub>	clipping level of the output signal voltages	THD ≤ 1.5%				
	(RMS value)	$V_P = 5 V$	1.4	1.6	_	V
		V <sub>P</sub> = 8 V	2.4	2.65	_	V
$\Delta G_v$	stereo control range for V <sub>i 1</sub> (0.1 dB steps)		+2.4	+2.5	+2.6	dB
			-2.3	-2.4	-2.5	dB
	level control range for V <sub>i2</sub> (0.5 dB steps)		+2.4	+2.5	+2.6	dB
			-1.9	~2.0	-2.1	dB
V <sub>i pil</sub>	input voltage sensitivity of pilot frequency	unmodulated	5	-	100	mV
S/N(W)	weighted signal-to-noise ratio	"CCIR468-3"	66	75	_	dB
THD	total harmonic distortion		1-	0.2	0.3	%
T <sub>amb</sub>	operating ambient temperature range		0	-	+70	°C
f <sub>ident</sub>	identification window width	normal mode				
		STEREO	2.0	_	2.0	Hz
		DUAL	2.3	_	2.3	Hz
		fast mode				
		STEREO	3.8	-	3.8	Hz
		DUAL	5.8	_	5.8	Hz
t <sub>ident ON</sub>	total identification time ON	normal mode				Ì
		STEREO	0.35	-	2.3	s
		DUAL	0.35		2.0	s
	}	fast mode				
		STEREO	0.175	_	1.1	s
		DUAL	0.175	_	1.0	s
V <sub>i tuner</sub>	identification voltage sensitivity		-	28	1-	dΒμV
Δf <sub>pil</sub>	pull-in frequency range of pilot PLL	$f_{\omega} = 10.008 \text{ MHz}$				
		lower side	-296	_	-296	Hz
		upper side	302		302	Hz

TDA9840

### **BLOCK DIAGRAMS**




TDA9840



### TDA9840

### **PINNING**

SYMBOL	PIN	DESCRIPTION
SDA	1	I <sup>2</sup> C-bus data input/output
C <sub>AGC</sub>	2	AGC capacitor of pilot frequency amplifier
C <sub>LP</sub>	3	identification low-pass capacitor
C <sub>DCL</sub>	_ 4	DC loop capacitor
V <sub>i pil</sub>	5	pilot frequency input voltage
C <sub>ref</sub>	6	capacitor of reference voltage (½V <sub>P</sub> )
V <sub>i 1</sub>	7	AF input signal V <sub>i 1</sub> (from 1st sound carrier)
V <sub>i2</sub>	8	AF input signal V <sub>i 2</sub> (from 2nd sound carrier)
V <sub>i 3</sub>	9	AF input signal V <sub>i 3</sub> (NICAM or AM sound
		(standard L))
V <sub>i 4</sub>	10	AF input signal V <sub>i 4</sub> (NICAM)
V <sub>o 4</sub>	11	AF output signal V <sub>o 4</sub> (SCART)
V <sub>o3</sub>	12	AF output signal Vo 3 (SCART)
V <sub>o2</sub>	13	AF output signal V <sub>o 2</sub> (main)
V <sub>o 1</sub>	14	AF output signal V <sub>o 1</sub> (main)
C <sub>D1</sub>	15	50 μs de-emphasis capacitor of AF Channel 1
GND	16	ground (0 V)
C <sub>D2</sub>	17	50 μs de-emphasis capacitor of AF Channel 2
V <sub>P</sub>	18	supply voltage (+5 to +8 V)
XTAL	_19	10 MHz crystal input
SCL	20	I <sup>2</sup> C-bus clock input



TDA9840

### **FUNCTIONAL DESCRIPTION**

The TDA9840 (see Fig.1) receives the signals from the FM-demodulators in a TV two sound-carrier system. The circuit is realized by the H00485 bipolar process.

The IC is intended for use in economic TV and VTR receivers. Therefore optimum relationship between integration of functions and use of external components has been striven for. Additionally a new type of identification circuit has been developed.

### AF signal handling

The input AF signals, derived from the two sound carriers, are processed in analog form using operational amplifiers. The circuit incorporates level- and stereo-adjustment to correct the spreading in the FM detector output levels. Dematrixing uses the technique of two amplifiers processing the AF signals. Finally, a source selector provides the facility to route the mono signal through to the outputs ('forced mono').

De-emphasis is performed by two RC low-pass filter networks with internal resistors and external capacitors. This provides a frequency response with the tolerances given in Fig.4.

A source selector, controlled via the  $I^2C$ -bus, allows selection of the different modes of operation in accordance with the transmitted signal. The device was designed for a nominal input signal (FM: 54% modulation is equivalent to  $\Delta f = \pm 27$  kHz / AM: m = 0.54) of 250 mV RMS ( $V_{1.1}, V_{1.2}$ ), respectively 500 mV RMS ( $V_{1.3}, V_{1.4}$ ). A nominal gain of 6 dB for  $V_{1.1}$  and  $V_{1.2}$  signals and 0 dB for  $V_{1.3}$  and  $V_{1.4}$  signals is built-in. By using rail-to-rail operational amplifiers, the clipping level (THD  $\leq 1.5\%$ ) is 1.6 V RMS for  $V_P = 5$  V and 2.65 V RMS for  $V_P = 8$  V at outputs  $V_{0.1}, V_{0.2}, V_{0.3}$  and  $V_{0.4}$ . Care has been taken to minimize switching plops. Also total harmonic distortion and random noise are considerably reduced.

#### Identification

The pilot signal is fed via an external RC high-pass filter and single tuned LC band-pass filter to the input of a gain controlled amplifier. The external LC band-pass filter in combination with the external RC high-pass filter should have a loaded Q-factor of about 40 to 50 to ensure the highest identification sensitivity. By using a fixed coil ( $\pm 5\%$ ) to save the alignment (see Fig.2), a Q-factor of about 12 is proposed. This may cause a loss in sensitivity of about 2 to 3 dB. A digital PLL circuit generates a reference carrier, which is synchronized with the pilot carrier.

This reference carrier and the gain controlled pilot signal are fed to the AM-synchronous demodulator. The demodulator detects the identification signal, which is fed through a low-pass filter with external capacitor  $C_{LP}$  (pin 3) to a Schmitt-trigger for pulse shaping and suppression of low level spurious signal components. This is a measure against mis-identification.

The identification signal is amplified and fed through an AGC low-pass filter with external capacitor C<sub>AGC</sub> (pin 2) to obtain the AGC voltage for controlling the gain of the pilot signal amplifier.

The identification stages consist of two digital PLL circuits with digital synchronous demodulation and digital integrators to generate the stereo or dual sound identification bits which can be read out via the I<sup>2</sup>C-bus.

A 10 MHz quartz crystal oscillator provides the reference clock frequency. The corresponding detection bandwidth is larger than  $\pm 50$  Hz for the pilot carrier signal, so that  $f_p\text{-}variations$  from the transmitter can be tracked in case of missing synchronisation with the horizontal frequency  $f_H$ . However the detection bandwidth for the identification signal is made small (approximately  $\pm 1$  Hz) to reduce mis-identification.

Figure 2 shows an example of the alignment-free  $f_p$  band-pass filter. To achieve the required  $Q_L$  of approximately 12, the  $Q_0$  at  $f_p$  of the coil was chosen to be approximately 25 (effective  $Q_0$  including PCB influence). Using coils with other  $Q_0$ , the RC-network ( $R_{FP}$ ,  $C_{FP}$ ) has to be adapted accordingly. It is assumed that the loss factor  $\tan\delta$  of the resonance capacitor is  $\leq$ 0.01 at  $f_p$ .

Copper areas under the coil might influence the loaded  ${\bf Q}$  and have to be taken into account. Care has also to be taken in environments with strong magnetic fields when using coils without magnetic shielding.

#### I2C-bus transceiver

The complete IC is controlled by a microcomputer via the I<sup>2</sup>C-bus. The built-in I<sup>2</sup>C-bus transceiver transmits the identification result to the I<sup>2</sup>C-bus and receives the control data for the source selector and level control. The I<sup>2</sup>C-bus protocol is given in Tables 2 to 12 respectively.

The data transmission between the microcontroller and the other I<sup>2</sup>C-bus controlled ICs is not disturbed, when the supply voltage of the TDA9840 is not connected or when powering up or down. Finally, a Schmitt-trigger is built-in the SDA/SCL interface to suppress spikes from the I<sup>2</sup>C-bus.

TDA9840

### Power supply

The different supply voltages and currents required for the analog and digital circuits are derived from an internal band-gap reference circuit. The AF reference voltage is  $1/_2 V_P$ . For a fast setting to  $1/_2 V_P$  an internal start-up circuit is added. A good ripple rejection is achieved with the external capacitor  $C_{ref}=100~\mu F/16~V$  in conjunction with the high ohmic input of the  $1/_2 V_P$  pin (pin 6). Additional DC-load on this pin is prohibited.

#### Power-on reset

When a power-on reset is activated by switching on the supply voltage or because of a supply voltage breakdown, the 117/274 Hz DPLL, the 117/274 Hz integrator and the registers will be reset. Both AF channels (Main and SCART) are muted.

### Fast mode / test mode

The TDA9840 has a fast mode (test mode) to reduce the integration time of the 117/274 Hz integrator from approximately 1 to 0.5 s.

### **ESD** protection

All pins are ESD protected. The protection circuits represent the latest state of the art.

#### Internal circuit

The internal pin loading diagram is given in Fig.7.

### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V <sub>P</sub>	supply voltage (pin 18)		-0.3	10	V
V <sub>i</sub>	voltage at pins 1 and 20		-0.3	5.5	V
V <sub>i</sub>	voltage at pins 2 to 15, 17 and 19		-0.3	V <sub>P</sub>	V
T <sub>stg</sub>	storage temperature		-25	+150	°C
T <sub>amb</sub>	operating ambient temperature		0	+70	°C
V <sub>esd</sub>	electrostatic handling for all pins	note 1	-	±300	٧

### Note

1. Charge device model class B: discharging a 200 pF capacitor through a 0  $\Omega$  series resistor.

### THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R <sub>th j-a</sub>	thermal resistance from junction to ambient in free air		
1	DIP20	73	K/W
	SO20	90	K/W

TDA9840

### **CHARACTERISTICS**

 $V_P$  = 5 V;  $T_{amb}$  = +25 °C; nominal input signal  $V_{1.1,\,2}$  = 0.25 V RMS value (FM: 54% modulation is equivalent to  $\Delta f$  = ±27 kHz); nominal input signal  $V_{1.3,4}$  = 0.5 V RMS value (AM: m = 0.54); nominal output signal  $V_{0.1,\,2,\,3,\,4}$  = 0.5 V RMS value;  $f_{AF}$  = 1 kHz;  $V_{i\,pil}$  = 16 mV RMS value;  $f_{pil}$  = 54.6875 kHz (identification frequencies: stereo = 117.48 Hz, dual = 274.12 Hz), 50  $\mu$ s pre-emphasis; noise measurement in accordance with "CCIR468-3", working oscillator frequency  $f_{col}$  = 10.008 MHz; currents into the IC positive; measured in test circuit according to Fig.5, unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supply						
V <sub>P</sub>	supply voltage (pin 18)		4.5	5	8.8	V
l <sub>P</sub>	supply current (pin 18)		15.5	16.5	20.5	mA
P <sub>tot</sub>	total power dissipation		69.75	82.5	180.4	mW
V <sub>n(DC)</sub>	DC voltage (pins 7 to 15 and 17)		$\frac{1}{2}V_{P} - 0.1$	1/2VP	$\frac{1}{2}V_{P} + 0.1$	٧
V <sub>ref(DC)</sub>	DC reference voltage (pin 6)		$\frac{1}{2}V_{P} - 0.1$	½V <sub>P</sub>	$\frac{1}{2}V_{P} + 0.1$	٧
I <sub>L(DC)</sub>	DC leakage current (pin 6)		_	-	±1	μА
AF Inputs	; V <sub>i 1</sub> and V <sub>i 2</sub> (pins 7 and 8)	•	•	•	•	•
V <sub>i(rms)</sub>	nominal input signal voltage (RMS value)	54% modulation	_	0.25	_	V
V <sub>i(rms)</sub>	clipping voltage level	THD ≤ 1.5%; note 1				
	(RMS value)	$V_P = 5 \text{ V}$	0.625	0.715	_	V
		$V_P = 8 \text{ V}$	1.050	1.200	_	V
		THD ≤ 1.5%; note 2	1		1	
		$V_P = 5 \text{ V}$	0.780	0.900	_	V
		$V_P = 8 V$	1.300	1.500	_	V
G <sub>v</sub>	AF signal voltage gain	$G = V_o/V_i$ ; note 3	5	6	7	dB
ΔG <sub>v</sub> (V <sub>o1</sub> )	stereo control range	only at pin 7	+2.4	+2.5	+2.6	dB
			-2.3	-2.4	-2.5	dB
	nominal step	maximum 49 steps	_	0.1		dB
ΔG <sub>v</sub> (V <sub>o2</sub> )	level control range	only at pin 8	+2.4	+2.5	+2.6	dB
			-1.9	-2.0	-2.1	dB
	nominal step	maximum 9 steps	-	0.5	-	dB
Ri	input resistance		40	50	60	kΩ
R <sub>deem</sub>	internal de-emphasis resistor (pins 15 and 17)	see Fig.4	4.25	5.0	5.75	kΩ
Additiona	I AF input pin (pins 9 and 10)					
V <sub>i(rms)</sub>	nominal input signal voltage (RMS value)	54% modulation	-	0.5	-	V
V <sub>i(rms)</sub>	clipping voltage level	THD ≤ 1.5%				
	(RMS value)	$V_P = 5 V$	1.25	1.40	_	V
		V <sub>P</sub> = 8 V	2.10	2.35		V
G <sub>v</sub>	AF signal voltage gain	G = V <sub>o</sub> /V <sub>i</sub> ; note 3	-1	0	1	dB
R	input resistance	1	40	50	60	kΩ

TDA9840

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
AF output	s (pins 11 to 14)	<del></del>				
V <sub>o(rms)</sub>	nominal output signal voltage (RMS value)	THD ≤ 0.3%; 54% modulation	_	0.5	~	V
V <sub>o(rms)</sub>	clipping voltage level (RMS value)	THD $\leq 1.5\%$ V <sub>P</sub> = 5 V	1.4	1.6	_	V
R <sub>o</sub>	output registeres	V <sub>P</sub> = 8 V	150	2.65	350	V
C <sub>L</sub>	load capacitor on output	<del></del>	150	250	1.5	ηF
R <sub>L</sub>	load resistor on output (AC-coupled)		10	-	-	kΩ
В	frequency response (bandwidth)	f <sub>i</sub> = 40 to 20000 Hz; note 4	-0.5	-	+0.5	dB
B <sub>-3 dB</sub>	frequency response	-3 dB; note 4	300	350	400	kHz
THD	total harmonic distortion	note 3		0.2	0.3	%
S/N(W)	weighted signal-to-noise ratio	"CCIR468-3" (quasi-peak)	66	75	_	dB
$\alpha_{cr}$	crosstalk attenuation for DUAL STEREO	notes 3 and 5 $  Z_s  \le 1 \text{ k}\Omega $ $  Z_s  \le 1 \text{ k}\Omega $	70 40	75 45	-	dB dB
α <sub>mute</sub>	mute attenuation	Z <sub>s</sub> ≤1 kΩ; note 3	76	80		dB
ΔV <sub>DC</sub>	change of DC level output voltage between any two modes of operation	after switching	-	-	±10	mV
PSRR	power supply ripple rejection	f <sub>r</sub> = 70 Hz; see Fig.6	50	65	_	dB
f <sub>O(DC)</sub>	DC output current		_		±20	μА
α <sub>I2C</sub>	noise from I <sup>2</sup> C-bus	note 6	-	90	80	dB
10 MHz ci	rystal oscillator (pin 19)					
f <sub>r</sub>	series resonant frequency of crystal (fundamental mode)	C <sub>L</sub> = 20 pF	9,995	10.008	10.021	MHz
f <sub>cr</sub>	working oscillator frequency (running in parallel resonance mode)	over operating temperature range including ageing and influence of drive circuit	9.988	10.008	10.028	MHz
R <sub>r</sub>	equivalent crystal series resistance	even at extremely low drive level (<1 pW) over operating temperature range with C <sub>0</sub> = 6 pF	-	60	200	Ω
R <sub>n</sub>	crystal series resistance of unwanted mode		$2 \times R_r$	-	-	Ω
Co	crystal parallel capacitance	with $R_r \le 100 \Omega$		6	10	pF
C <sub>1</sub>	crystal motional capacitance		_	25	50	fF

TDA9840

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
P <sub>XTAL</sub>	level of drive in operation		_	-	5	μW
V <sub>OSC(p-p)</sub>	oscillator operating voltage (peak-to-peak value)		500	550	600	mV
Pilot proc	essing			•	•	_
V <sub>i pil(rms)</sub>	pilot input voltage level at pin 5 (RMS value)	unmodulated	5	-	100	mV
R <sub>i pil</sub>	pilot input resistance		500	1000	_	kΩ
m	modulation depth	AM	25	50	75	%
Δf <sub>pil</sub>	pilot PLL pull-in frequency	f <sub>ω</sub> = 9.988 MHz				
	range (referred to	lower side	-405	_	-405	Hz
	f <sub>pil</sub> = 54.6875 kHz)	upper side	192	_	192	Hz
		f <sub>ω</sub> = 10.008 MHz	<del></del>	<u> </u>		
		lower side	-296	_	-296	Hz
		upper side	302		302	Hz
		$f_{\omega} = 10.028 \text{ MHz}$				
		lower side	-188	_	-188	Hz
		upper side	411	-	411	Hz
t <sub>pil</sub>	pilot PLL pull-in time		0		1.7	ms
f <sub>LP</sub>	low-pass frequency response	−3 dB	450	600	750	Hz
R <sub>3</sub>	low-pass output resistance		18.75	25	31.25	kΩ
V <sub>4(rms)</sub>	identification threshold voltage (RMS value)		_	_	70	mV
Q <sub>L</sub>	loaded quality factor of resonance circuit	high sensitivity	40	-	50	
	loaded quality factor of resonance circuit with fixed coil	sensitivity loss 2 to 3 dB; see Fig.2	_	12	-	
t <sub>acqui</sub> AGC	AGC acquisition time	V <sub>i pil(rms)</sub> switched from 0 to 100 mV RMS value	_	-	0.1	S
Identifica	tion (internal functions)			-	-	•
V <sub>i tuner</sub>	identification voltage sensitivity (pin 5)	note 7	-	28	-	dBμV
C/N	pilot carrier-to-noise ratio for start of identification	note 8	-	33	-	dB/Hz
Н	hysteresis	note 7	_		2	dB

TDA9840

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f <sub>det</sub>	pull-in frequency range of	normal mode				
	identification PLL (referred to	lower side	ļ		<b>\</b>	
	$f_{\text{det STEREO}} = 117.48 \text{ Hz and}$ $f_{\text{det DUAL}} = 274.12 \text{ Hz}$	STEREO	-0.38	-	-0.38	Hz
	der DUAL - E14.(E12)	DUAL	-0.69	<u> -</u>	-0.69	Hz
		normal mode	1		}	
		upper side	0.00		0.00	1
		STEREO	0.69	_	0.69	Hz 
		DUAL	0.69	-	0.69	Hz
		fast mode lower side			1	1
		STEREO	-0.89	-	-0.89	Hz
		DUAL	-2.05	-	-2.05	Hz
		fast mode upper side	l		1	1
		STEREO	1.15	_	1.15	Hz
		DUAL	2.05	ļ	2.05	Hz
t <sub>det</sub>	pull-in time of identification	normal mode				
	PLL (referred to f <sub>det STEREO</sub> = 117.48 Hz and	STEREO	0		1.35	s
	f <sub>det DUAL</sub> = 274.12 Hz)	DUAL	0		0.72	s
1	)	fast mode				
		STEREO	0	-	0.57	s
L		DUAL	0	-	0.25	s
f <sub>ident</sub>	identification window	normal mode; note 9				
	frequency width (referred to f <sub>det STEREO</sub> = 117.48 Hz and f <sub>det DUAL</sub> = 274.12 Hz)	STEREO	2.0	-	2.0	Hz
		DUAL	2.3	-	2.3	Hz
	doi bune	fast mode; note 9				
		STEREO	3.8	-	3.8	Hz
		DUAL	5.8		5.8	Hz
t <sub>integr</sub>	integrator time constant	normal mode	0.94		0.94	s
		fast mode	0.47		0.47	s
t <sub>ident(on)</sub>	total identification time on	normal mode; note 10				
		STEREO	0.35	-	2.3	s
	1	DUAL	0.35	non-	2.0	S
		fast mode; note 10				
		STEREO	0.175	_	1.1	s
	<u> </u>	DUAL	0.175		1.0	s
t <sub>ident(off)</sub>	total identification time off	normal mode; note 11				
		STEREO	0.6	_	1.6	s
		DUAL	0.6		1.6	s
1		fast mode; note 11				
		STEREO	0.3	_	0.8	s
		DUAL	0.3	_	0.8	s

Philips Semiconductors Product specification

### TV and VTR stereo/dual sound processor with digital identification and I<sup>2</sup>C-bus

**TDA9840** 

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
l <sup>2</sup> C-bus tr	ansceiver (pins 1 and 20)		•	•	•	•
f <sub>Cl</sub>	clock frequency		0	-	100	kHz
l <sup>2</sup> C-bus: S	CL (pin 20)			<u> </u>		
V <sub>IL</sub>	LOW level input voltage		-0.3	-	1.5	V
V <sub>IH</sub>	HIGH level input voltage		3.0	-	5.5	V
t <sub>low</sub>	timing LOW period		4.7	-	-	μs
t <sub>high</sub>	timing HIGH period		4.0	-	-	μs
t <sub>r</sub>	rise time		-	-	1	μs
t <sub>1</sub>	fall time		-	T-	0.3	μs
I <sub>IL</sub>	LOW level input current		_	_	-10	μΑ
l <sub>IH</sub>	HIGH level input current		-	-	10	μА
I <sup>2</sup> C-bus: 9	SDA (pin 1)					
V <sub>IL</sub>	LOW level input voltage		-0.3	<u> </u>	1.5	V
V <sub>IH</sub>	HIGH level input voltage		3.0	-	5.5	V
t <sub>r</sub>	rise time		-	_	1	μs
t <sub>1</sub>	fall time		-	_	0.3	μs
t <sub>su</sub>	data set-up time		0.25	-		μs
اړر	LOW level input current		-	-	-10	μА
IOL	LOW level output current		-3	-	-	mA
I <sub>IH</sub>	HIGH level input current		-	_	10	μΑ

#### Notes

- 1. Input control amplifiers with  $\Delta G_v = 0$  dB.
- 2. Input control amplifiers with  $\Delta G_v = -2$  dB.
- 3.  $V_0 = 0.5 \text{ V RMS value}$ ; f = 1 kHz; input control amplifiers with  $\Delta G_v = 0 \text{ dB}$ .
- 4. Without de-emphasis capacitors with respect to nominal gain.
- In dual mode: A (B)-signal into B (A) channel.
   In stereo mode: R-signal into left channel; L-signal = 0.
- 6. Test procedure tof (same as TDA9855).
- 7. Tuner input signal, measured with PCALH reference front end ( $\frac{1}{2}$ EMF, 75  $\Omega$ , 2T/20T/white bar, 100% video) and PC/SC<sub>1</sub> = 13 dB; PC/SC<sub>2</sub> = 20 dB. The pilot band-pass has to be aligned.
- 8. Bandwidth of the pilot BP-filter B<sub>-3 dB</sub> = 1.2 kHz. V<sub>i 2</sub> input driven with identification-modulated pilot carrier and white noise.
- Identification window is defined as total pull-in frequency range (lower plus upper side) of identification PLL (steady detection) plus window increase due to integrator (fluctuating detection).
- 10. The maximum total system identification time ON is equal to  $t_{ident(on)}$  plus  $t_{acqui}$  AGC plus  $t_{i^2C\ read\cdot out}$ .
- 11. The maximum total system identification time OFF is equal to t<sub>ident(off)</sub> plus t<sub>i2C read-out</sub>-

TDA9840

### I<sup>2</sup>C-BUS PROTOCOL FOR THE TV AND VTR STEREO/DUAL SOUND PROCESSOR TDA9840

The TDA9840 has an I<sup>2</sup>C-bus interface with five registers: status, test, switch, level and stereo adjustment register controlled by a microcontroller via I<sup>2</sup>C-bus. The status register can be read and the other registers are write registers. The status byte represents the transmitter status detected by the identification circuit and the power-on reset status. The switch register controls the source selectors of the AF signal part, and the level and stereo adjustment register set the input level and stereo adjustment stage. Additionally, a test register is built-in to reduce the detection time of the identification circuit (test mode, fast mode respectively).

### I<sup>2</sup>C-bus transceiver and data-handling (bus specification)

The TDA9840 is controlled by a microcomputer via the bidirectional 2-line I<sup>2</sup>C-bus. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

When the bus is free, both lines are HIGH. The data on the SDA line must be stable during the HIGH period of the clock. The HIGH or LOW state of the data line can only change, when the clock signal on the SCL line is LOW. The set-up and hold times are specified in the Chapter "Characteristics"

A HIGH-to-LOW transition of the SDA line, while SCL is HIGH, is defined as the start condition. A LOW-to-HIGH transition of the SDA line, while SCL is HIGH, is defined as the stop condition. The bus transceiver will be reset on the reception of a start condition. The bus is considered to be busy after the start condition. The bus is considered to be free again after a stop condition.

### Data format transmitter mode

For the data transmission no subaddress is to be transmitted, because there is only one read register implemented. So the total number of bytes reduces from three to two. The second byte represents the status of the IC

### Status register (see Table 4)

The bit D7 (PONRES) represents the status of the IC and indicates whether the power-on reset was activated by switching-on the supply voltage or a supply voltage breakdown.

If so, the I<sup>2</sup>C-bus transceiver, the digital PLLs and integrators are initialized and the PONRES bit is set to HIGH. After a successful reading of the status register, the bit D7 will be reset to LOW.

The bits D5 and D6 represent the transmitter status detected by the identification circuit (stereo, dual or mono transmission). The other bits are set to 0 (default).

#### Data format for the receiver

Table 1 Registers for receiver mode (see Table 6)

REGISTER	VALUE
Switch register	(00) <sub>HEX</sub>
Port register	(01) <sub>HEX</sub> (without function)
Level adjustment register	(02) <sub>HEX</sub>
Stereo adjustment register	(03) <sub>HEX</sub>
Test register	(04) <sub>HEX</sub>

The port register is without function, because this IC has no control ports as TDA8415/6/7. A data byte for the subaddress (01)<sub>HEX</sub> will not be stored in any register. An acknowledge will be sent to the microcontroller.

The first byte of the data transmission is the slave address and the second byte is the subaddress indicating the data register in which the data shall be stored. Starting from subaddress  $(00)_{HEX}$  the n-th data byte will automatically be stored under subaddress n = 1.

All 8 bits of the subaddress are decoded by the device. The subaddresses from (04)<sub>HEX</sub> to (FF)<sub>HEX</sub> are forbidden for the user. If the I<sup>2</sup>C-bus transceiver receives subaddresses from (05)<sub>HEX</sub> to (FF)<sub>HEX</sub>, no acknowledge will be sent back to the microcontroller.

### Switch register

The source selector is controlled by the switch register. Table 7 shows the modes of operation. Note, that in the event of the external operation mode, no further selection is possible.

TDA9840

### Level adjustment register

The information about the level adjustment of the AF channel  $V_{i,2}$  (pin 8) is stored in the level adjustment register (see Table 10). There are 10 steps (positions) of the AF level adjustment stage. The level range is from 2.5 dB up to -2.0 dB in 0.5 dB steps.

After a power-on reset, the data byte of the level adjustment register will be set to  $(00)_{HEX}$ : 0 dB gain at the AF input  $V_{1,2}$ .

### Stereo adjustment register

The information about the stereo adjustment of the AF channel  $V_{i,1}$  (pin 7) is stored in the stereo adjustment register (see Table 11). There are 50 steps (positions) of the AF stereo adjustment stage. The stereo range is from 2.5 dB up to -2.4 dB in 0.1 dB steps.

After a power-on reset, the data byte of the stereo adjustment register will be set to  $(00)_{HEX}$ : 0 dB gain at the AF input  $V_{i,1}$ .

### Test register (also used for fast mode)

Table 12 shows the meaning of the test register. The integration time of the integrator is approximately 1 s (normal mode, default). If the data byte of this register is set to HIGH, the integration time is reduced from approximately 1 to approximately 0.5 s (fast mode, test mode). The pull-in ranges of the identification PLLs are changed to:

Stereo: -0.89/+1.15 Hz

Dual: ±2.05 Hz.

If the integration time of the integrator is switched from one mode to the other (i.e. from fast mode/test mode to normal mode), the status register bits D5 and D6 might set to zero internally (MONO). Therefore, the previous status register information has to be stored by the microcontroller until the transmitter status is detected again by the identification circuit (now in the new mode) the first time.

The data byte of the test register can be reset in two different ways to (00)<sub>HEX</sub>: integration time approximately 1 s. normal mode:

- after a power-on reset, for instance by switching the power supply V<sub>p</sub> off and on again
- data transmission via I<sup>2</sup>C-bus for the test register (see Table 12).

### Level and stereo adjustment

For the level and stereo adjustment of both AF channels  $V_{i,1}$  and  $V_{i,2}$ , the following procedure will be recommended.

### Level adjustment of the AF channel V<sub>1.2</sub>

- Feeds AF signal at the input V<sub>i</sub> >
- Sets the data byte of the switch register (dual mode) to (1A)usy
- Measures the signal at the outputs V<sub>0.2</sub> or V<sub>0.4</sub>
- Adjusts the output level with the level adjustment register.

### Stereo adjustment of the AF channel Vi 1

- Feeds AF stereo signals at the inputs V<sub>i,1</sub> ((L+R)/2) and V<sub>i,2</sub> (R)
- Sets the data byte of the switch register (stereo mode) to (2A)<sub>HEX</sub>
- Measures the crosstalk attenuation between  $V_{0.1}$  and  $V_{0.2}$  or  $V_{0.3}$  and  $V_{0.4}$
- Adjusts the crosstalk attenuation with the stereo adjustment register.

During the stereo adjustment the data byte of the level adjustment register does not change.

After the level and stereo adjustment, the bytes of the level and stereo adjustment register must be stored by the microcontroller in a memory. (To avoid mis-adjustment it would be wise to compare the stored bytes with the proper adjustment bytes). If the PONRES bit of the status register will be set to HIGH (see status register) the data bytes for these both registers must be sent out of the memory to the TDA9840 via I<sup>2</sup>C-bus. Also the data byte of the switch register (see Table 7) must be changed, because the AF outputs are muted.

Philips Semiconductors Product specification

### TV and VTR stereo/dual sound processor with digital identification and I<sup>2</sup>C-bus

**TDA9840** 

### I2C-BUS FORMAT

X is the read/write control bit; X = 0, order to write (the circuit is slave receiver); X = 1, order to read (the circuit is slave transmitter). If more than 1 byte of DATA is transmitted, then auto-increment of the significant subaddress is performed.

Table 2 I2C-bus; SLAVE ADDRESS/SUBADDRESS/DATA format

S	SLAVE ADDRESS	Α	SUBADDRESS	Α	DATA	Р	

Table 3 Explanation of Table 2

BIT	FUNCTION
S	start condition
SLAVE ADDRESS	1000 010X
Α	acknowledge, generated by the slave
SUBADDRESS	dual sound A/B
DATA	data byte, see Table 6
Р	stop condition

**Table 4**  $1^2$ C-bus; SLAVE ADDRESS/DATA to read the status byte (X = 1 in the address byte)

FUNCTION	SLAVE	DATA								
FUNCTION	ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0	
Status byte	1000 0101	PONRES	ST	DS	0	0	0	0	0	

### Table 5 Explanation of Table 4

BIT	FUNCTION
PONRES = 0	after a successful reading of the status register
PONRES = 1	after power-on reset or after supply breakdown
ST = 0; DS = 0	MONO sound identified
ST = 0; DS = 1	DUAL sound identified
ST = 1; DS = 0	STEREO sound identified
ST = 1; DS = 1	incorrect identification

TDA9840

**Table 6**  $I^2C$ -bus; SUBADDRESS/DATA for writing (X = 0 in the address byte)

FUNCTION	SUBADDRESS	DATA								
		D7	D6	D5	D4	D3	D2	D1	DO	
Switching	0000 0000	0	SW6	SW5	SW4	SW3	SW2	SW1	SW0	
Without function (note 1)	0000 0001	0	0	0	0	0	0	0	0	
Level adjustment	0000 0010	0	0	0	0	LV3	LV2	LV1	LV0	
Stereo adjustment	0000 0011	0	0	ST5	ST4	ST3	ST2	ST1	ST0	

### Note

1. This byte is acknowledged by the TDA9840.

### Function of the bits:

- SW6 to SW0 input and output AF selection; see Table 7
- LV3 to LV0 level adjustment; see Table 9
- ST5 to ST0 stereo adjustment; see Table 11.

**Table 7** Data byte to select AF inputs and AF outputs [subaddress (00)<sub>HEX</sub>]

		IN	PUT S	SIGNA	AL.	L OUTPUT SIGNAL								DATA				
TRANSMISSION		ST/E	S/M	E	XT MAIN S			SC	ART	DATA								
MODE		V <sub>i 1</sub> PIN 7	V <sub>i 2</sub> PIN 8	V <sub>i 3</sub> PIN 9	V <sub>i 4</sub> PIN 10	V <sub>o 1</sub> PIN 14	V <sub>o 2</sub> PIN 13	V <sub>o 3</sub> PIN 12	V <sub>o 4</sub> PIN 11					DO	нех			
Sound mute	_	-	_	_	_		no s	ignal		0	0	0	0	0	0	0	0	00
MONO	М	М	-	-	-	М	М	М	М	0	0	0	1	0	0	0	0	10
STEREO	ST	S	R	-	-	S	S	S	S	0	0	0	1	0	0	0	0	10
		S	R	-	-	L	R	L	R	0	0	1	0	1	0	1	0	2 <b>A</b>
DUAL	DS	Α	В	-	-	Α	В	Α	Α	0	0	0	1	0	0	1	0	12
		Α	В	_	_	Α	В	Α	В	0	0	0	1	1	0	1	0	1A
		Α	В	_	_	Α	В	В	Α	0	0	0	1	0	1	1	0	16
		Α	В	_		Α	В	В	В	0	0	0	1	1	1	1	0	1E
External	_	_	-	С	D	С	D	С	D	0	1	1	1	1	0	1	0	7A

Table 8 Explanation of Table 7

SIGNAL	DESCRIPTION
R	right
L	left
S	$\frac{(L+R)}{2}$
A and B	dual sound A/B

SIGNAL	DESCRIPTION
С	NICAM or AM sound (standard L)
D	NICAM
M	mono sound
DS	dual sound
ST	stereo sound

TDA9840

Table 9 AF switch configuration

INPUT		ОИТРИТ				
TRANSMITTER STATUS	SIGNAL	MAIN	SCART			
MONO	14	M	М			
	M	M M				
STEREO	L	L or M	L or M			
	R	R or M	R or M			
DUAL	А	A	A or B			
	В	В	A or B			
External	С	С	С			
	D	D	D			

Table 10 Data byte to select level adjustment [subaddress (02)<sub>HEX</sub>]

, O (JD)	DATA											
∆G <sub>V</sub> (dB)	D7	D6	D5	D4	D3	D2	D1	D0	HEX			
+2.5	0	0	0	0	1	1	0	1	0D			
+2.0	0	0	0	0	1	1	0	0	0C			
+1.5	0	0	0	0	1	0	1	1	0B			
+1.0	0	0	0	0	1	0	1	0	0 <b>A</b>			
+0.5	0	0	0	0	1	0	0	1	09			
0	0	0	0	0	0	0	0	0	00			
-0.5	0	0	0	0	0	0	0	1	01			
-1.0	0	0	0	0	0	0	1	0	02			
-1.5	0	0	0	0	0	0	1	1	03			
-2.0	0	0	0	0	0	1	0	0	04			

Philips Semiconductors Product specification

## TV and VTR stereo/dual sound processor with digital identification and I<sup>2</sup>C-bus

**TDA9840** 

**Table 11** Data byte to select stereo adjustment (subaddress (03)<sub>HEX</sub>)

ΔG <sub>V</sub>					DAT	A			
(dB)	D7	D6	D5	D4	D3	D2	D1	D0	HEX
+2.5	0	0	1	1	1	0	0	1	39
+2.4	0	0	1	1	1	0	0	0	38
+2.3	0	0	1	1	0	1	1	1	37
+2.2	0	0	1	1	0	1	1	0	36
+2.1	0	0	1	1	0	1	0	1	35
+2.0	0	0	1	1	0	1	0	0	34
+1.9	0	0	1	1_	0	0	1	1	33
+1.8	0	0	1	1	0	0	1	0	32
+1.7	0	0	1	1	0	0	0	1	31
+1.6	0	0	1	1	0	0	0	0	30
+1.5	0	0	1	0	1	1	1	1	2F
+1.4	0	0	1	0	1	1	1	0	2E
+1.3	0	0	1	0	1	1	0	1	2D
+1.2	0	0	1	0	1	1	0	0	2C
+1.1	0	0	1	0	1	0	1	1	2B
+1.0	0	0	1	0	1	0	1	0	2 <b>A</b>
+0.9	0	0	1	0	1	0	0	1	29
+0.8	0	0	1	0	1	0	0	0	28
+0.7	0	0	1	0	0	1	1	1	27
+0.6	0	0	1	0	0	1	1	0	26
+0.5	0	0	1	0	0	1	0	1	25
+0.4	0	0	1	0	0	1	0	0	24
+0.3	0	0	1	0	0	0	1	1	23
+0.2	0	0	1	0	0	0	1	0	22
+0.1	0	0	1	0	0	0	0	1	21

ΔG <sub>V</sub>					DAT	A			
(dB)	D7	D6	D5	D4	D3	D2	D1	DO	HEX
0	0	0	0	0	0	0	0	0	00
-0.1	0	0	0	0	0	0	0	1	01
-0.2	0	0	0	0	0	0	1	0	02
-0.3	0	0	0	0	0	0	1	1	03
-0.4	0	0	0	0	0	1	0	0	04
<b>0.5</b>	0	0	0	0	0	1	0	1	05
-0.6	0	0	0	0	0	1	1	0	06
-0.7	0	0	0	0	0	1	1	1	07
-0.8	0	0	0	0	1	0	0	0	08
-0.9	0	0	0	0	1	0	0	1	09
-1.0	0	0	0	0	1	0	1	0	0A
-1.1	0	0	0	0	1	0	1	1	0B
-1.2	0	0	0	0	1	1	0	0	0C
-1.3	0	0	0	0	1	1	0	1	0D
~1.4	0	0	0	0	1	1	1	0	0E
-1.5	0	0	0	0	1	1	1	1	0F
-1.6	0	0	0	1	0	0	0	0	10
-1.7	0	0	0	1	0	0	0	1	11
-1.8	0	0	0	1	0	0	1	0	12
-1.9	0	0	0	1	0	0	1	1	13
-2.0	0	0	0	1	0	1	0	0	14
-2.1	0	0	0	1	0	1	0	1	15
-2.2	0	0	0	1	0	1	1	0	16
-2.3	0	0	0	1	0	1	1	1	17
-2.4	0	0	0	1	1	0	0	0	18


Table 12 Data byte to select integration time [subaddress (04)HEX]

FUNCTION	SUBADDRESS	DATA							
FUNCTION	SUBADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
Test byte	0000 0100	Х	Х	X	X	Х	Х	INTFU	INT1SN

### Function of the bits:


- INTFU = 0 integrator function disabled
- INTFU = 1 integrator function enabled
- INT1SN = 0 integration time approximately 1 s (default)
- INT1SN = 1integration time approximately 0.5 s.


TDA9840



4491

TDA9840





4492

### TDA9840

### **INTERNAL CIRCUITRY**

