

# MX25L8036E DATASHEET



## **Contents**

FEATURES	5
GENERAL	5
PERFORMANCE	5
SOFTWARE FEATURES	5
HARDWARE FEATURES	6
GENERAL DESCRIPTION	7
Table 1. Additional Feature Comparison	7
PIN CONFIGURATIONS	8
PIN DESCRIPTION	8
BLOCK DIAGRAM	
DATA PROTECTION	
Table 2. Protected Area Sizes	
Table 3. 4K-bit Secured OTP Definition	
Memory Organization	
Table 4. Memory Organization (8Mb)	
DEVICE OPERATION	13
Figure 1. Serial Modes Supported	
COMMAND DESCRIPTION	
Table 5. Command Set	14
(1) Write Enable (WREN)	
(2) Write Disable (WRDI)	15
(3) Read Identification (RDID)	15
(4) Read Status Register (RDSR)	16
(5) Write Status Register (WRSR)	17
Table 6. Protection Modes	17
(6) Read Data Bytes (READ)	18
(7) Read Data Bytes at Higher Speed (FAST_READ)	18
(8) Dual Output Read Mode (DREAD)	18
(9) 2 x I/O Read Mode (2READ)	19
(10) 4 x I/O Read Mode (4READ)	19
(11) Sector Erase (SE)	20
(12) Block Erase (BE)	20
(13) Chip Erase (CE)	20
(14) Page Program (PP)	21
(15) 4 x I/O Page Program (4PP)	21
(16) Deep Power-down (DP)	21
(17) Release from Deep Power-down (RDP), Read Electronic Signature (RES)	22
(18) Read Electronic Manufacturer ID & Device ID (REMS), (REMS2), (REMS4)	



	Table 7. ID Definitions	22
	(19) Enter Secured OTP (ENSO)	23
	(20) Exit Secured OTP (EXSO)	23
	(21) Read Security Register (RDSCUR)	23
	Table 8. Security Register Definition	23
	(22) Write Security Register (WRSCUR)	24
POV	NER-ON STATE	25
ELE	CTRICAL SPECIFICATIONS	26
	ABSOLUTE MAXIMUM RATINGS	26
	Figure 2. Maximum Negative Overshoot Waveform	26
	CAPACITANCE TA = 25°C, f = 1.0 MHz	26
	Figure 3. Maximum Positive Overshoot Waveform	26
	Figure 4. INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL	27
	Figure 5. OUTPUT LOADING	27
	Table 9. DC CHARACTERISTICS	28
	Table 10. AC CHARACTERISTICS	29
Tim	ing Analysis	30
	Figure 6. Serial Input Timing	30
	Figure 7. Output Timing	30
	Figure 8. WP# Setup Timing and Hold Timing during WRSR when SRWD=1	31
	Figure 9. Write Enable (WREN) Sequence (Command 06)	31
	Figure 10. Write Disable (WRDI) Sequence (Command 04)	31
	Figure 11. Read Identification (RDID) Sequence (Command 9F)	32
	Figure 12. Read Status Register (RDSR) Sequence (Command 05)	32
	Figure 13. Write Status Register (WRSR) Sequence (Command 01)	32
	Figure 14. Read Data Bytes (READ) Sequence (Command 03)	33
	Figure 15. Read at Higher Speed (FAST_READ) Sequence (Command 0B)	33
	Figure 16. Dual Read Mode Sequence (Command 3B)	34
	Figure 17. 2 x I/O Read Mode Sequence (Command BB)	34
	Figure 18. 4 x I/O Read Mode Sequence (Command EB)	35
	Figure 19. 4 x I/O Read Enhance Performance Mode Sequence (Command EB)	36
	Figure 20. Sector Erase (SE) Sequence (Command 20)	37
	Figure 21. Block Erase (BE) Sequence (Command D8)	37
	Figure 22. Chip Erase (CE) Sequence (Command 60 or C7)	37
	Figure 23. Page Program (PP) Sequence (Command 02)	38
	Figure 24. 4 x I/O Page Program (4PP) Sequence (Command 38)	38
	Figure 25. Deep Power-down (DP) Sequence (Command B9)	39
	Figure 26. Read Electronic Signature (RES) Sequence (Command AB)	39
	Figure 27. Release from Deep Power-down (RDP) Sequence (Command AB)	40
	Figure 28. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF)	40





Figure 29. Power-up Timing	41
Table 11. Power-Up Timing	41
INITIAL DELIVERY STATE	41
OPERATING CONDITIONS	42
Figure 30. AC Timing at Device Power-Up	42
Figure 31. Power-Down Sequence	43
ERASE AND PROGRAMMING PERFORMANCE	44
DATA RETENTION	44
LATCH-UP CHARACTERISTICS	44
ORDERING INFORMATION	
PART NAME DESCRIPTION	
PACKAGE INFORMATION	
REVISION HISTORY	48



## 8M-BIT [x 1/x 2/x 4] CMOS SERIAL FLASH

#### **FEATURES**

#### **GENERAL**

- Serial Peripheral Interface compatible -- Mode 0 and Mode 3
- 8M:8,388,608 x 1 bit structure or 4,194,304 x 2 bits (two I/O read mode) structure or 2,097,152 x 4 bits (four I/O read mode) structure
- 256 Equal Sectors with 4K byte each
  - Any Sector can be erased individually
- 16 Equal Blocks with 64K byte each
  - Any Block can be erased individually
- Single Power Supply Operation
  - 2.7 to 3.6 volt for read, erase, and program operations
- Latch-up protected to 100mA from -1V to Vcc +1V

#### **PERFORMANCE**

- High Performance
  - Fast read
    - 1 I/O: 133MHz with 8 dummy cycles
    - 2 I/O: 108MHz with 4 dummy cycles for 2READ instruction; 133MHz with 8 dummy cycles for DREAD instruction
    - 4 I/O: 133MHz with 6 dummy cycles
  - Fast access time: 133MHz serial clock
  - Serial clock of two I/O read mode: 108MHz (2READ); 133MHz (DREAD)
  - Serial clock of four I/O read mode: 133MHz, which is equivalent to 532MHz
  - Fast program time: 0.7ms(typ.) and 3ms(max.)/page (256-byte per page)
  - Byte program time: 9us (typical)
  - Fast erase time: 60ms (typ.)/sector (4K-byte per sector); 0.4s(typ.) /block (64K-byte per block); 3s(typ.) /chip
- Low Power Consumption
  - Low active read current: 35mA(max.) at 133MHz, and 10mA(max.) at 50MHz
  - Low active programming current: 20mA (max.)
  - Low active erase current: 20mA (max.)
  - Low standby current: 20uA (typ.); 50uA (max.)
  - Deep power-down current: 3uA (typ.); 20uA (max.)
- Minimum 100,000 erase/program cycles
- 20 years data retention

#### **SOFTWARE FEATURES**

- Input Data Format
  - 1-byte Command code
- · Advanced Security Features
  - Block lock protection

The BP0-BP3 status bit defines the size of the area to be software protection against program and erase instructions

- Additional 4K-bit secured OTP for unique identifier
- · Auto Erase and Auto Program Algorithm
  - Automatically erases and verifies data at selected sector
  - Automatically programs and verifies data at selected page by an internal algorithm that automatically times the program pulse widths (Any page to be programed should have page in the erased state first)
- Status Register Feature
- Electronic Identification
  - JEDEC 1-byte manufacturer ID and 2-byte device ID
  - RES command for 1-byte Device ID





- All REMS, REMS2 and REMS4 commands for 1-byte manufacturer ID and 1-byte device ID

#### **HARDWARE FEATURES**

- SCLK Input
  - Serial clock input
- SI/SIO0
  - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
  - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- WP#/SIO2
  - Hardware write protection or serial data Input/Output for 4 x I/O read mode
- NC/SIO3
  - NC pin or serial data Input/Output for 4 x I/O read mode
- PACKAGE
  - 8-pin SOP (200mil)
  - All devices are RoHS Compliant



#### **GENERAL DESCRIPTION**

The MX25L8036E are 8,388,608 bit serial Flash memory, which is configured as 1,048,576 x 8 internally. When it is in two or four I/O read mode, the structure becomes 4,194,304 bits x 2 or 2,097,152 bits x 4. The MX25L8036E feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin, and SIO3 pin for address/dummy bits input and data output.

The MX25L8036E provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Secured OTP and Block Protection, please see security feature and write status register section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 100uA DC current.

The MX25L8036E utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

Table 1. Additional Feature Comparison


Additional Features	Protection and Security Read Performance			Identifier					
Part Name	Flexible Block Protection (BP0-BP3)	4K-bit secured OTP	2 I/O Read	4 I/O Read	RES (command: AB hex)	REMS (command: 90 hex)	REMS2 (command: EF hex)	REMS4 (command: DF hex)	RDID (command: 9F hex)
MX25L8036E	V	V	V	V	13 (hex)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 20 14 (hex)





### **PIN CONFIGURATIONS**

## 8-PIN SOP (200mil)




### **PIN DESCRIPTION**

SYMBOL	DESCRIPTION
CS#	Chip Select
	Serial Data Input (for 1 x I/O) /
SI/SIO0	Serial Data Input & Output (for 2xI/O
	or 4xI/O read mode)
	Serial Data Output (for 1 x I/O)
SO/SIO1	Serial Data Input & Output (for 2xI/O
	or 4xI/O read mode)
SCLK	Clock Input
	Write protection: connect to GND or
WP#/SIO2	Serial Data Input & Output (for 4xI/O
	read mode)
NC/SIO3	NC pin (Not connect) or Serial Data
140/3103	Input & Output (for 4xI/O read mode)
VCC	+ 3.3V Power Supply
GND	Ground



#### **BLOCK DIAGRAM**





#### **DATA PROTECTION**

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed
  on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other command to change data. The WEL bit will return to reset stage under following situation:
  - Power-up
  - Write Disable (WRDI) command completion
  - Write Status Register (WRSR) command completion
  - Page Program (PP) command completion
  - Page Program (4PP) command completion
  - Sector Erase (SE) command completion
  - Block Erase (BE) command completion
  - Chip Erase (CE) command completion
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES).
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.

#### I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0) bits to allow part of memory to be protected as read only. The protected area definition is shown as table of "Protected Area Sizes", the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits. Please refer to table of "protected area sizes".
- The Hardware Protected Mode (HPM) use WP#/SIO2 to protect the (BP3, BP2, BP1, BP0) bits and SRWD bit. If the QE bit is set, the feature of HPM will be disabled.



**Table 2. Protected Area Sizes** 

Status bit				Protect Level			
BP3	BP2	BP1	BP0	8Mb			
0	0	0	0	0 (none)			
0	0	0	1	1 (1block, 1/16 area, block#15)			
0	0	1	0	2 (2blocks, 1/8 area, block#14-15)			
0	0	1	1	3 (4blocks, 1/4 area, block#12-15)			
0	1	0	0	4 (8blocks, 1/2 area, block#8-15)			
0	1	0	1	5 (16blocks, all)			
0	1	1	0	6 (16blocks, all)			
0	1	1	1	7 (16blocks, all)			
1	0	0	0	8 (16blocks, all)			
1	0	0	1	9 (16blocks, all)			
1	0	1	0	10 (16blocks, all)			
1	0	1	1	11 (8blocks, 1/2 area, block#0-7)			
1	1	0	0	12 (12blocks, 3/4 area, block#0-11)			
1	1	0	1	13 (14blocks, 7/8 area, block#0-13)			
1	1	1	0	14 (15block, 15/16 area, block#0-14)			
1	1	1	1	15 (16blocks, all)			

- **II.** Additional 4K-bit secured OTP for unique identifier: to provide 4K-bit One-Time Program area for setting device unique serial number Which may be set by factory or system maker. Please refer to Table 3. 4K-bit Secured OTP Definition.
  - Security register bit 0 indicates whether the chip is locked by factory or not.
  - To program the 4K-bit secured OTP by entering 4K-bit secured OTP mode (with ENSO command), and going through normal program procedure, and then exiting 4K-bit secured OTP mode by writing EXSO command.
  - Customer may lock-down the customer lockable secured OTP by writing WRSCUR(write security register) command to set customer lock-down bit1 as "1". Please refer to table of "Security Register Definition" for security register bit definition and table of "4K-bit Secured OTP Definition" for address range definition.
  - Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit Secured OTP mode, array access is not allowed.

Table 3. 4K-bit Secured OTP Definition

Address range	Size	Standard Factory Lock	Customer Lock
xxx000~xxx00F	128-bit	ESN (electrical serial number)	Determined by austemer
xxx010~xxx1FF	3968-bit	N/A	Determined by customer



## **Memory Organization**

Table 4. Memory Organization (8Mb)

Block	Sector	Addres	s Range
BIOCK	+	0FF000h	0FFFFFh
4.5	255	000001	
15	:	:	:
	240	0F0000h	0F0FFFh
	239	0EF000h	0EFFFFh
14	:	:	:
	224	0E0000h	0E0FFFh
	223	0DF000h	0DFFFFh
13	:	:	:
	208	0D0000h	0D0FFFh
	207	0CF000h	0CFFFFh
12	:	:	:
	192	0C0000h	0C0FFFh
	191	0BF000h	0BFFFFh
11	:	:	:
	176	0B0000h	0B0FFFh
	175	0AF000h	0AFFFFh
10	:		
10	160	0A0000h	0A0FFFh
	159	09F000h	09FFFFh
9			
9	144	090000h	090FFFh
	143	08F000h	08FFFFh
0	143	08F00001	
8	:	:	:
	128	080000h	080FFFh
	127	07F000h	07FFFFh
7	:	:	:
	112	070000h	070FFFh
	111	06F000h	06FFFFh
6	:	:	:
	96	060000h	060FFFh
	95	05F000h	05FFFFh
5	:	:	:
	80	050000h	050FFFh
	79	04F000h	04FFFFh
4	:	:	:
	64	040000h	040FFFh
	63	03F000h	03FFFFh
3	:	:	:
-	48	030000h	030FFFh
	47	02F000h	02FFFFh
2	:	:	:
_	32	020000h	020FFFh
	31	01F000h	01FFFFh
1	:		
'	16	010000h	010FFFh
	15	00F000h	00FFFFh
	15		
0	:		
0	2	002000h	002FFFh
	1	001000h	001FFFh
	0	000000h	000FFFh



#### **DEVICE OPERATION**

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When incorrect command is inputted to this LSI, this LSI becomes standby mode and keeps the standby mode until next CS# falling edge. In standby mode, SO pin of this LSI should be High-Z.
- 3. When correct command is inputted to this LSI, this LSI becomes active mode and keeps the active mode until next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as Figure 1.
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ, FAST\_READ, 2READ, 4READ,RES, REMS, REMS2 and REMS4 the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE, BE, CE, PP, 4PP, CP, RDP, DP, ENSO, EXSO, and WRSCUR, the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. During the progress of Write Status Register, Program, Erase operation, to access the memory array is neglected and not affect the current operation of Write Status Register, Program, Erase.




Figure 1. Serial Modes Supported

#### Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.

P/N: PM1571 REV. 1.1, JUN. 13, 2012





#### **COMMAND DESCRIPTION**

#### Table 5. Command Set

	IIIIIIaiiu 36	•							
COMMAND (byte)	WREN (write enable)	WRDI (write disable)	RDID (read identifica- tion)	RDSR (read status register)	WRSR (write status register)	READ (read data)	FAST READ (fast read data)	DREAD (1I 20 read command)	2READ (2 x I/O read command) Note1
1st byte	06 (hex)	04 (hex)	9F (hex)	05 (hex)	01 (hex)	03 (hex)	0B (hex)	3B (hex)	BB (hex)
2nd byte					Values	AD1 (A23-A16)	AD1	AD1	ADD(2)
3rd byte						AD2 (A15-A8)	AD2	AD2	ADD(2) & Dummy (2)
4th byte						AD3 (A7-A0)	AD3	AD3	
5th byte							Dummy	Dummy	
Action		resets the (WEL) write enable latch bit	outputs JEDEC ID: 1-byte manufact- urer ID & 2-byte device ID	to read out the values of the status register	to write new values to the status register	n bytes read out until CS# goes high	n bytes read out until CS# goes high	n bytes read out by Dual output until CS# goes high	n bytes read out by 2xI/O until CS# goes high
COMMAND (byte)	4READ (4 x I/O read command)	4PP (quad page program)	SE (sector erase)	BE (block erase)	CE (chip erase)	PP (Page program)	DP (Deep power down)	RDP (Release from deep power down)	RES (read electronic ID)
1st byte	EB (hex)	38 (hex)	20 (hex)	D8 (hex)	60 or C7 (hex)	02 (hex)	B9 (hex)	AB (hex)	AB (hex)
2nd byte	ADD(4) & Dummy (4)	AD1	AD1	AD1		AD1			х
3rd byte	Dummy (4)		AD2	AD2		AD2			Х
4th byte			AD3	AD3		AD3			Х
Action	n bytes read out by 4 x I/O until CS# goes high	quad input to program the selected page	to erase the selected sector	to erase the selected block	to erase whole chip		enters deep power down mode	release from deep power down mode	to read out 1-byte device ID

COMMAND (byte)	REMS (read electronic manufacturer & device ID)	REMS2 (read ID for 2x I/O mode)	REMS4 (read ID for 4x I/O mode)	ENSO (enter secured OTP)		RDSCUR (read security register)	WRSCUR (write security register)	Release Read Enhanced
1st byte	90 (hex)	EF (hex)	DF (hex)	B1 (hex)	C1 (hex)	2B (hex)	2F (hex)	FFh (hex)
2nd byte	х	х	Х					Х
3rd byte	x	х	Х					Х
4th byte	ADD (Note 2)	ADD (Note 2)	ADD (Note 2)					х
Action	output the manufacturer ID & device ID	output the manufacturer ID & device ID	output the manufacturer ID & device ID	to enter the 4K-bit secured OTP mode	to exit the 4K- bit secured OTP mode	to read value of security register	to set the lock-down bit as "1" (once lock-down, cannot be updated)	All these commands FFh,00h,AAh or 55h will escape the performance enhance mode

Note 1: The count base is 4-bit for ADD(2) and Dummy(2) because of 2 x I/O. And the MSB is on SI/SIO1 which is different from

1 x I/O condition.

Note 2: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.

Note 3: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.



#### (1) Write Enable (WREN)

The Write Enable (WREN) instruction is for setting Write Enable Latch (WEL) bit. For those instructions like PP, 4PP, CP, SE, BE, CE, and WRSR, which are intended to change the device content, should be set every time after the WREN instruction setting the WEL bit.

The sequence of issuing WREN instruction is: CS# goes low→ sending WREN instruction code→ CS# goes high. (Please refer to *Figure 9*)

#### (2) Write Disable (WRDI)

The Write Disable (WRDI) instruction is for resetting Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→sending WRDI instruction code→CS# goes high. (Please refer to *Figure 10*)

The WEL bit is reset by following situations:

- Power-up
- Write Disable (WRDI) instruction completion
- Write Status Register (WRSR) instruction completion
- Page Program (PP) instruction completion
- Quad Page Program (4PP) instruction completion
- Sector Erase (SE) instruction completion
- Block Erase (BE) instruction completion
- Chip Erase (CE) instruction completion

#### (3) Read Identification (RDID)

The RDID instruction is for reading the manufacturer ID of 1-byte and followed by Device ID of 2-byte. The Macronix Manufacturer ID is C2(hex), the memory type ID is 20(hex) as the first-byte device ID, and the individual device ID of second-byte ID are listed as table of "ID Definitions". (Please refer to "Table 7. ID Definitions")

The sequence of issuing RDID instruction is: CS# goes low $\rightarrow$  sending RDID instruction code $\rightarrow$ 24-bits ID data out on SO $\rightarrow$  to end RDID operation can use CS# to high at any time during data out. (Please refer to *Figure 11*)

While Program/Erase operation is in progress, it will not decode the RDID instruction, so there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.



#### (4) Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition) and continuously. It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ sending RDSR instruction code→ Status Register data out on SO (Please refer to *Figure 12*)

The definition of the status register bits is as below:

**WIP bit.** The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

**WEL bit.** The Write Enable Latch (WEL) bit, a volatile bit, indicates whether the device is set to internal write enable latch. When WEL bit sets to 1, which means the internal write enable latch is set, the device can accept program/erase/write status register instruction. When WEL bit sets to 0, which means no internal write enable latch; the device will not accept program/erase/write status register instruction. If the program/erase command is applied to a protected memory area, the array data will not be affected and WEL bit will be reset.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in table 1) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase (BE) and Chip Erase (CE) instructions (only if all Block Protect bits set to 0, the CE instruction can be executed).

**QE bit.** The Quad Enable (QE) bit, non-volatile bit, performs Quad when it is reset to "0" (factory default) to enable WP# or is set to "1" to enable Quad SIO2 and SIO3. Once the system goes into Quad I/O mode, the feature of HPM will be disable.

**SRWD bit.** The Status Register Write Disable (SRWD) bit, non-volatile bit, which is set to "0" (factory default). The SRWD bit is operated together with Write Protection (WP#/SIO2) pin for providing hardware protection mode. The hardware protection mode requires SRWD sets to 1 and WP#/SIO2 pin signal is low stage. In the hardware protection mode, the Write Status Register (WRSR) instruction is no longer accepted for execution and the SRWD bit and Block Protect bits (BP3, BP2, BP1, BP0) are read only.

#### **Status Register**

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
SRWD (status register write protect)	QE (Quad Enable)	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
1=status register write disable	1=Quad Enable 0=not Quad Enable	(note 1)	(note 1)	(note 1)	(note 1)	1=write enable 0=not write enable	1=write operation 0=not in write operation
Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit
Factory default=0	Factory default=0	Factory default=0	Factory default=0	Factory default=0	Factory default=0	Factory default=0	Factory default=0

Note 1: Please refer to the "Table 2. Protected Area Sizes".



#### (5) Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in Table 2). The WRSR also can set or reset the Quad enable (QE) bit and set or reset the Status Register Write Disable (SRWD) bit in accordance with Write Protection (WP#/SIO2) pin signal, but has no effect on bit1(WEL) and bit0 (WIP) of the status register. The WRSR instruction cannot be executed once the Hardware Protected Mode (HPM) is entered.

The sequence of issuing WRSR instruction is: CS# goes low→ sending WRSR instruction code→ Status Register data on SI→ CS# goes high. (Please refer to *Figure 13*)

The CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.

**Table 6. Protection Modes** 

Mode	Status register condition	WP# and SRWD bit status	Memory	
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the SRWD, BP0-BP3 bits can be changed	WP#=1 and SRWD bit=0, or WP#=0 and SRWD bit=0, or WP#=1 and SRWD=1	The protected area cannot be program or erase.	
Hardware protection mode (HPM)	The SRWD, BP0-BP3 of status register bits cannot be changed	WP#=0, SRWD bit=1	The protected area cannot be program or erase.	

#### Note:

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in Table 2.

As the above table showing, the summary of the Software Protected Mode (SPM) and Hardware Protected Mode (HPM).

#### Software Protected Mode (SPM):

- When SRWD bit=0, no matter WP#/SIO2 is low or high, the WREN instruction may set the WEL bit and can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).
- When SRWD bit=1 and WP#/SIO2 is high, the WREN instruction may set the WEL bit can change the values of SRWD, BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0, is at software protected mode (SPM).

#### Note

If SRWD bit=1 but WP#/SIO2 is low, it is impossible to write the Status Register even if the WEL bit has previously been set. It is rejected to write the Status Register and not be executed.





Hardware Protected Mode (HPM):

- When SRWD bit=1, and then WP#/SIO2 is low (or WP#/SIO2 is low before SRWD bit=1), it enters the hardware protected mode (HPM). The data of the protected area is protected by software protected mode by BP3, BP2, BP1, BP0 and hardware protected mode by the WP#/SIO2 to against data modification.

#### Note:

To exit the hardware protected mode requires WP#/SIO2 driving high once the hardware protected mode is entered. If the WP#/SIO2 pin is permanently connected to high, the hardware protected mode can never be entered; only can use software protected mode via BP3, BP2, BP1, BP0. If the QE bit is set, the feature of HPM will be disabled.

#### (6) Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing READ instruction is: CS# goes low $\rightarrow$  sending READ instruction code $\rightarrow$  3-byte address on SI $\rightarrow$  data out on SO $\rightarrow$  to end READ operation can use CS# to high at any time during data out. (Please refer to *Figure 14*)

#### (7) Read Data Bytes at Higher Speed (FAST\_READ)

The FAST\_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FAST\_READ instruction is: CS# goes low $\rightarrow$  sending FAST\_READ instruction code $\rightarrow$ 3-byte address on SI $\rightarrow$  1-dummy byte (default) address on SI $\rightarrow$ data out on SO $\rightarrow$  to end FAST\_READ operation can use CS# to high at any time during data out. (Please refer to *Figure 15*)

While Program/Erase/Write Status Register cycle is in progress, FAST\_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (8) Dual Output Read Mode (DREAD)

The DREAD instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits(interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing DREAD instruction is: CS# goes low $\rightarrow$  sending DREAD instruction $\rightarrow$ 3-byte address on SIO0 $\rightarrow$  8-bit dummy cycle on SIO0 $\rightarrow$  data out interleave on SIO1 & SIO0 $\rightarrow$  to end DREAD operation can use CS# to high at any time during data out (Please refer to *Figure 16*).





While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (9) 2 x I/O Read Mode (2READ)

The 2READ instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The sequence of issuing 2READ instruction is: CS# goes low→ sending 2READ instruction→ 24-bit address interleave on SIO1 & SIO0→ 4-bit dummy cycle on SIO1 & SIO0→data out interleave on SIO1 & SIO0→to end 2READ operation can use CS# to high at any time during data out (Please refer to Figure 17).

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

#### (10) 4 x I/O Read Mode (4READ)

The 4READ instruction enable quad throughput of Serial Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4READ instruction. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 4READ instruction is: CS# goes low→ sending 4READ instruction→ 24-bit address interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$  6 dummy cycles  $\rightarrow$  data out interleave on SIO3, SIO2, SIO1 & SIO0 $\rightarrow$  to end 4READ operation can use CS# to high at any time during data out (Please refer to Figure 18).

Another sequence of issuing 4READ instruction especially useful in random access is : CS# goes low→ sending 4 READ instruction→ 3-bytes address interleave on SIO3, SIO2, SIO1 & SIO0 → performance enhance toggling bit  $P[7:0] \rightarrow 4$  dummy cycles  $\rightarrow$  data out still CS# goes high  $\rightarrow$  CS# goes low (reduce 4 Read instruction)  $\rightarrow$  24-bit random access address (Please refer to Figure 19).

In the performance-enhancing mode (Note of *Figure 19*), P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next 4READ instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh, 00h, AAh or 55h. And afterwards CS# is raised and then lowered, the system then will escape from performance enhance mode and return to normal operation.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

P/N: PM1571 REV. 1.1, JUN. 13, 2012



#### (11) Sector Erase (SE)

The Sector Erase (SE) instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see Table 4) is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the eighth bit of last address byte been latched-in); otherwise, the instruction will be rejected and not executed.

Address bits [Am-A12] (Am is the most significant address) select the sector address.

The sequence of issuing SE instruction is: CS# goes low $\rightarrow$ sending SE instruction code $\rightarrow$  3-byte address on SI  $\rightarrow$ CS# goes high. (Please refer to *Figure 20*)

The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Sector Erase (SE) instruction will not be executed on the page.

#### (12) Block Erase (BE)

The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (see table 3) is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the eighth bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing BE instruction is: CS# goes low $\rightarrow$ sending BE instruction code $\rightarrow$  3-byte address on SI  $\rightarrow$ CS# goes high. (Please refer to *Figure 21*)

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Sector Erase cycle is in progress. The WIP sets 1 during the tBE timing, and sets 0 when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the page is protected by BP3, BP2, BP1, BP0 bits, the Block Erase (BE) instruction will not be executed on the page.

#### (13) Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must execute to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary( the eighth bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low→ sending CE instruction code→CS# goes high. (Please refer to *Figure 22*)

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Chip Erase cycle is in progress. The WIP sets 1 during the tCE timing, and sets 0 when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the chip is protected by BP3, BP2, BP1, BP0 bits, the Chip Erase (CE) instruction will not be executed. It will be only executed when BP2, BP1, BP0 all set to "0".



#### (19) Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 4K-bit secured OTP mode. The additional 4K-bit secured OTP is independent from main array, which may use to store unique serial number for system identifier. After entering the Secured OTP mode, and then follow standard read or program, procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low—sending ENSO instruction to enter Secured OTP mode—CS# goes high.

Please note that WRSR/WRSCUR commands are not acceptable during the access of secure OTP region, once security OTP is lock down, only read related commands are valid.

#### (20) Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 4K-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low→sending EXSO instruction to exit Secured OTP mode→ CS# goes high.

#### (21) Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is : CS# goes low $\rightarrow$  send ing RDSCUR instruction $\rightarrow$ Security Register data out on SO $\rightarrow$  CS# goes high.

The definition of the Security Register bits is as below:

**Secured OTP Indicator bit.** The Secured OTP indicator bit shows the chip is locked by factory before ex- factory or not. When it is "0", it indicates non- factory lock; "1" indicates factory- lock.

**Lock-down Secured OTP (LDSO) bit.** By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 4K-bit Secured OTP area cannot be update any more. While it is in 4K-bit secured OTP mode, array access is not allowed.

**Table 8. Security Register Definition** 

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
х	х	х	х	х	х	LDSO (indicate if lock-down	Secured OTP indicator bit
reserved	reserved	reserved	reserved	reserved	reserved	0 = not lock-down 1 = lock-down (cannot program/erase OTP)	0 = non-factory lock 1 = factory lock
volatile bit	non-volatile bit	non-volatile bit					





#### (22) Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. Unlike write status register, the WREN instruction is not required before sending WRSCUR instruction. The WRSCUR instruction may change the values of bit1 (LDSO bit) for customer to lock-down the 4K-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated any more.

The sequence of issuing WRSCUR instruction is :CS# goes low→ sending WRSCUR instruction→CS# goes high.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.





#### **POWER-ON STATE**

The device is at below states when power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL. Please refer to the figure of "power-up timing".

#### Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended.(generally around 0.1uF)



#### **ELECTRICAL SPECIFICATIONS**

#### **ABSOLUTE MAXIMUM RATINGS**

RATING	VALUE			
Ambient Operating Temperature Industrial grade		-40°C to 85°C		
Storage Temperature	-55°C to 125°C			
Applied Input Voltage	-0.5V to 4.6V			
Applied Output Voltage	-0.5V to 4.6V			
VCC to Ground Potential	-0.5V to 4.6V			

#### NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot Vss to -2.0V and Vcc to +2.0V for periods up to 20ns, see Figure 2, 3.

Figure 2. Maximum Negative Overshoot Waveform





Figure 3. Maximum Positive Overshoot Waveform



#### **CAPACITANCE TA = 25°C, f = 1.0 MHz**

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			6	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V



#### **Table 10. AC CHARACTERISTICS**

### (Temperature = -40°C to 85°C for Industrial grade, VCC = 2.7V ~ 3.6V)


Symbol	Alt.	Parameter		Min.	Тур.	Max.	Unit
fSCLK	fC	Clock Frequency for the following in: FAST_READ, PP, SE, BE, CE, DP, I WREN, WRDI, RDID, RDSR, WRSI	RES,RDP	D.C.		133	MHz
fRSCLK	fR	Clock Frequency for READ instruction	ons			50	MHz
	fТ	Clock Fraguency	2READ			108	MHz
fTSCLK	fT	Clock Frequency	DREAD			133	MHz
	fQ	Clock Frequency for 4READ instruct	tions			133	MHz
f4PP		Clock Frequency for 4PP (Quad page	e program)			33	MHz
			133MHz	3.3			ns
+CU(4)	+C1 L1	Clock High Time	108MHz (2READ)	4.5			ns
tCH(1)	ICLI	Clock High Time	Normal Read	9			ns
			4PP	14			ns
			133MHz	3.3			ns
+CL (1)	+011	Clock Low Time	108MHz (2READ)	4.5			ns
tCL(1)	ICLL	Clock Low Time	Normal Read	9			ns
			4PP	14			ns
tCLCH(2)		Clock Rise Time (3) (peak to peak)		0.1			V/ns
tCHCL(2)		Clock Fall Time (3) (peak to peak)		0.1			V/ns
tSLCH	tCSS	CS# Active Setup Time (relative to S	CLK)	3			ns
tCHSL		CS# Not Active Hold Time (relative t		3			ns
tDVCH	tDSU	Data In Setup Time		2			ns
tCHDX	tDH	Data In Hold Time		2			ns
tCHSH		CS# Active Hold Time (relative to SC	CLK)	3			ns
tSHCH		CS# Not Active Setup Time (relative	to SCLK)	3			ns
101101 (0)	40011		Read	15			ns
(3)	tCSH	CS# Deselect Time	Write/Erase/Program	50			ns
101107(0)	4010	Outroot Disable Time	2.7V-3.6V			9	ns
tSHQZ(2)	เบเร	Output Disable Time	3.0V-3.6V			9	ns
tCLQV	tV	Clock Low to Output Valid (Loading	ı: 10pF)			6.5	ns
tCLQX	tHO	Output Hold Time	, , ,	1			ns
tWHSL		Write Protect Setup Time		20			ns
tSHWL		Write Protect Hold Time		100			ns
tDP(2)		CS# High to Deep Power-down Mod	le			10	us
tRES1(2)		CS# High to Standby Mode withon Read				20	us
tRES2(2)		CS# High to Standby Mode with Ele	ctronic Signature Read			20	us
tW		Write Status Register Cycle Time	ss.no orginataro ritoda		40	100	ms
tBP		Byte-Program			9	300	us
tPP		Page Program Cycle Time			0.7	3	ms
tSE		Sector Erase Cycle Time			60	300	ms
tBE		Block Erase Cycle Time			0.4	2.2	S
tCE		Chip Erase Cycle Time			3	15	S

- 1. tCH + tCL must be greater than or equal to 1/f (fC or fT or fQ or fR or f4PP). 2. Value guaranteed by characterization, not 100% tested in production.
- 3.Only applicable as a constraint for a WRSR instruction when SRWD is set at 1.
- 4. Test condition is shown as Figure 4, 5.



## **Timing Analysis**

### Figure 6. Serial Input Timing



## Figure 7. Output Timing






Figure 8. WP# Setup Timing and Hold Timing during WRSR when SRWD=1




Figure 9. Write Enable (WREN) Sequence (Command 06)




Figure 10. Write Disable (WRDI) Sequence (Command 04)






Figure 11. Read Identification (RDID) Sequence (Command 9F)




Figure 12. Read Status Register (RDSR) Sequence (Command 05)




Figure 13. Write Status Register (WRSR) Sequence (Command 01)






Figure 14. Read Data Bytes (READ) Sequence (Command 03)




Figure 15. Read at Higher Speed (FAST\_READ) Sequence (Command 0B)






Figure 16. Dual Read Mode Sequence (Command 3B)





Figure 17. 2 x I/O Read Mode Sequence (Command BB)




#### Note:

1. SI/SIO0 or SO/SIO1 should be kept "00" or "11" in the first 2 dummy cycles. In other words, P2=P0 or P3=P1 is necessary.

P/N: PM1571 REV. 1.1, JUN. 13, 2012



Figure 18. 4 x I/O Read Mode Sequence (Command EB)



#### Note:

- 1. Hi-impedance is inhibited for the two clock cycles.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will enter the performance enhance mode.



Figure 19. 4 x I/O Read Enhance Performance Mode Sequence (Command EB)








Figure 20. Sector Erase (SE) Sequence (Command 20)




Note: SE command is 20(hex).

Figure 21. Block Erase (BE) Sequence (Command D8)



Note: BE command is D8(hex).

Figure 22. Chip Erase (CE) Sequence (Command 60 or C7)



Note: CE command is 60(hex) or C7(hex).



Figure 23. Page Program (PP) Sequence (Command 02)





Figure 24. 4 x I/O Page Program (4PP) Sequence (Command 38)



P/N: PM1571 REV. 1.1, JUN. 13, 2012



Figure 25. Deep Power-down (DP) Sequence (Command B9)





Figure 26. Read Electronic Signature (RES) Sequence (Command AB)



P/N: PM1571 REV. 1.1, JUN. 13, 2012



Figure 27. Release from Deep Power-down (RDP) Sequence (Command AB)





Figure 28. Read Electronic Manufacturer & Device ID (REMS) Sequence (Command 90 or EF or DF)




### Notes:

- (1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first
- (2) Instruction is either 90(hex) or EF(hex) or DF(hex).



Figure 29. Power-up Timing



Note: VCC (max.) is 3.6V and VCC (min.) is 2.7V.

**Table 11. Power-Up Timing** 

Symbol	Parameter	Min.	Max.	Unit
tVSL(1)	VCC(min) to CS# low	300		us

Note: 1. The parameter is characterized only.

## **INITIAL DELIVERY STATE**

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).




#### **OPERATING CONDITIONS**

#### At Device Power-Up and Power-Down

AC timing illustrated in *Figure 30* and *Figure 31* are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figure is ignored, the device will not operate correctly.

During power-up and power down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

Figure 30. AC Timing at Device Power-Up



Symbol	Parameter	Notes	Min.	Max.	Unit	
tVR	VCC Rise Time	1	20	500000	us/V	


#### Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to *"Table 10. AC CHARACTERISTICS"*.



## Figure 31. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.





## **ERASE AND PROGRAMMING PERFORMANCE**

Parameter	Min.	Тур. (1)	Max. (2)	Unit
Write Status Register Cycle Time		40	100	ms
Sector Erase Cycle Time		60	300	ms
Block Erase Cycle Time		0.4	2.2	S
Chip Erase Cycle Time		3	15	S
Byte Program Time (via page program command)		9	300	us
Page Program Cycle Time		0.7	3	ms
Erase/Program Cycle	100,000			cycles

#### Note:

- 1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checker board pattern.
- 2. Under worst conditions of 85°C and 2.7V.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.
- 4. Erase/Program cycles comply with JEDEC JESD-47 & JESD22-A117 standard.

## **DATA RETENTION**

Parameter	Condition	Min.	Max.	Unit
Data retention	55°C	20		years

## **LATCH-UP CHARACTERISTICS**

	Min.	Max.
Input Voltage with respect to GND on all power pins, SI, CS#	-1.0V	2 VCCmax
Input Voltage with respect to GND on SO	-1.0V	VCC + 1.0V
Current	-100mA	+100mA
Includes all pins except VCC. Test conditions: VCC = 3.0V, one pin at a time.		



# MX25L8036E

# **ORDERING INFORMATION**

PART NO.	CLOCK (MHz)	TEMPERATURE	PACKAGE	Remark
MX25L8036EM2I-08G	133	-40°C~85°C	8-SOP (200mil)	RoHS Compliant



The MX25L8036E are 8,388,608 bit serial Flash memory, which is configured as 1,048,576 x 8 internally. When it is in two or four I/O read mode, the structure becomes 4,194,304 bits x 2 or 2,097,152 bits x 4. The MX25L8036E feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin, and SIO3 pin for address/dummy bits input and data output.

The MX25L8036E provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Secured OTP and Block Protection, please see security feature and write status register section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 100uA DC current.

Table 1. Additional Feature Comparison

Additional Features	Protection and Security		I Read Performance I				Identifier			
Part Name	Flexible Block Protection (BP0-BP3)	4K-bit secured OTP	2 I/O Read	4 I/O Read	RES (command: AB hex)	REMS (command: 90 hex)	REMS2 (command: EF hex)	REMS4 (command: DF hex)	RDID (command: 9F hex)	
MX25L8036E	V	V	V	V	13 (hex)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 20 14 (hex)	



The MX25L8036E are 8,388,608 bit serial Flash memory, which is configured as 1,048,576 x 8 internally. When it is in two or four I/O read mode, the structure becomes 4,194,304 bits x 2 or 2,097,152 bits x 4. The MX25L8036E feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin, and SIO3 pin for address/dummy bits input and data output.

The MX25L8036E provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Secured OTP and Block Protection, please see security feature and write status register section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 100uA DC current.

Table 1. Additional Feature Comparison

Additional Features	Protection and Security		Read Performance				Identifier			
Part Name	Flexible Block Protection (BP0-BP3)	4K-bit secured OTP	2 I/O Read	4 I/O Read	RES (command: AB hex)	REMS (command: 90 hex)	REMS2 (command: EF hex)	REMS4 (command: DF hex)	RDID (command: 9F hex)	
MX25L8036E	V	V	V	V	13 (hex)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 20 14 (hex)	



The MX25L8036E are 8,388,608 bit serial Flash memory, which is configured as 1,048,576 x 8 internally. When it is in two or four I/O read mode, the structure becomes 4,194,304 bits x 2 or 2,097,152 bits x 4. The MX25L8036E feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin, and SIO3 pin for address/dummy bits input and data output.

The MX25L8036E provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Secured OTP and Block Protection, please see security feature and write status register section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 100uA DC current.

Table 1. Additional Feature Comparison

Additional Features	Protection and Security		Read Performance				Identifier			
Part Name	Flexible Block Protection (BP0-BP3)	4K-bit secured OTP	2 I/O Read	4 I/O Read	RES (command: AB hex)	REMS (command: 90 hex)	REMS2 (command: EF hex)	REMS4 (command: DF hex)	RDID (command: 9F hex)	
MX25L8036E	V	V	V	V	13 (hex)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 20 14 (hex)	



The MX25L8036E are 8,388,608 bit serial Flash memory, which is configured as 1,048,576 x 8 internally. When it is in two or four I/O read mode, the structure becomes 4,194,304 bits x 2 or 2,097,152 bits x 4. The MX25L8036E feature a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin, SO pin, WP# pin and NC pin become SIO0 pin, SIO1 pin, SIO2 pin, and SIO3 pin for address/dummy bits input and data output.

The MX25L8036E provides sequential read operation on whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, and erase command is executes on sector (4K-byte), or block (64K-byte), or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Secured OTP and Block Protection, please see security feature and write status register section for more details.

When the device is not in operation and CS# is high, it is put in standby mode and draws less than 100uA DC current.

**Table 1. Additional Feature Comparison** 

Additional Features	Protection and Security		Read Performance				Identifier			
Part Name	Flexible Block Protection (BP0-BP3)	4K-bit secured OTP	2 I/O Read	4 I/O Read	RES (command: AB hex)	REMS (command: 90 hex)	REMS2 (command: EF hex)	REMS4 (command: DF hex)	RDID (command: 9F hex)	
MX25L8036E	V	V	V	V	13 (hex)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 13 (hex) (if ADD=0)	C2 20 14 (hex)	