

NCV8405, NCV8405A

Self-Protected Low Side Driver with Temperature and Current Limit

NCV8405/A is a three terminal protected Low-Side Smart Discrete device. The protection features include overcurrent, overtemperature, ESD and integrated Drain-to-Gate clamping for overvoltage protection. This device is suitable for harsh automotive environments.

Features

- Short-Circuit Protection
- Thermal Shutdown with Automatic Restart
- Overvoltage Protection
- Integrated Clamp for Inductive Switching
- ESD Protection
- dV/dt Robustness
- Analog Drive Capability (Logic Level Input)
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC-Q100 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

Typical Applications

- Switch a Variety of Resistive, Inductive and Capacitive Loads
- Can Replace Electromechanical Relays and Discrete Circuits
- Automotive / Industrial




ON Semiconductor®



<http://onsemi.com>

$V_{(BR)DSS}$ (Clamped)	$R_{DS(ON)}$ TYP	I_D MAX
42 V	90 mΩ @ 10 V	6.0 A*

*Max current limit value is dependent on input condition.



MARKING DIAGRAM



A = Assembly Location
Y = Year
W, WW = Work Week
xxxxx = V8405 or 8405A
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 10 of this data sheet.

NCV8405, NCV8405A

MAXIMUM RATINGS ($T_J = 25^\circ\text{C}$ unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-to-Source Voltage Internally Clamped	V_{DSS}	42	V
Drain-to-Gate Voltage Internally Clamped ($R_G = 1.0\text{ M}\Omega$)	V_{DGR}	42	V
Gate-to-Source Voltage	V_{GS}	± 14	V
Continuous Drain Current	I_D	Internally Limited	
Power Dissipation – SOT-223 Version @ $T_A = 25^\circ\text{C}$ (Note 1) @ $T_A = 25^\circ\text{C}$ (Note 2) @ $T_T = 25^\circ\text{C}$ (Note 1)	P_D	1.0	W
Power Dissipation – DPAK Version @ $T_A = 25^\circ\text{C}$ (Note 1) @ $T_A = 25^\circ\text{C}$ (Note 2) @ $T_C = 25^\circ\text{C}$ (Note 1)		11.4	
		2.0 2.5 40	
Thermal Resistance – SOT-223 Version Junction-to-Ambient Steady State (Note 1) Junction-to-Ambient Steady State (Note 2) Junction-to-Tab Steady State (Note 1)	$R_{\theta JA}$ $R_{\theta JA}$ $R_{\theta JT}$	130 72 11	$^\circ\text{C/W}$
Thermal Resistance – DPAK Version Junction-to-Ambient Steady State (Note 1) Junction-to-Ambient Steady State (Note 2) Junction-to-Case Steady State (Note 1)	$R_{\theta JA}$ $R_{\theta JA}$ $R_{\theta JT}$	60 50 3.0	
Single Pulse Drain-to-Source Avalanche Energy ($V_{DD} = 40\text{ V}$, $V_G = 5.0\text{ V}$, $I_{PK} = 2.8\text{ A}$, $L = 80\text{ mH}$, $R_{G(ext)} = 25\ \Omega$, $T_J = 25^\circ\text{C}$)	E_{AS}	275	mJ
Load Dump Voltage $V_{LD} = V_A + V_S$ ($V_{GS} = 0$ and 10 V , $R_I = 2.0\ \Omega$, $R_L = 6.0\ \Omega$, $t_d = 400\text{ ms}$)	V_{LD}	53	V
Operating Junction Temperature	T_J	-40 to 150	$^\circ\text{C}$
Storage Temperature	T_{stg}	-55 to 150	$^\circ\text{C}$

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- Surface-mounted onto min pad FR4 PCB, (2 oz. Cu, 0.06" thick).
- Surface-mounted onto 2" sq. FR4 board (1" sq., 1 oz. Cu, 0.06" thick).




Figure 1. Voltage and Current Convention

NCV8405, NCV8405A

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Parameter	Test Condition	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage (Note 3)	V _{GS} = 0 V, I _D = 10 mA, T _J = 25°C	V _{(BR)DSS}	42	46	51	V
	V _{GS} = 0 V, I _D = 10 mA, T _J = 150°C (Note 5)		42	45	51	
Zero Gate Voltage Drain Current	V _{GS} = 0 V, V _{DS} = 32 V, T _J = 25°C	I _{DSS}		0.5	2.0	μA
	V _{GS} = 0 V, V _{DS} = 32 V, T _J = 150°C (Note 5)			2.0	10	
Gate Input Current	V _{DS} = 0 V, V _{GS} = 5.0 V	I _{GSSF}		50	100	μA

ON CHARACTERISTICS (Note 3)

Gate Threshold Voltage	V _{GS} = V _{DS} , I _D = 150 μA	V _{GS(th)}	1.0	1.6	2.0	V
Gate Threshold Temperature Coefficient		V _{GS(th)} /T _J		4.0		-mV/°C
Static Drain-to-Source On-Resistance	V _{GS} = 10 V, I _D = 1.4 A, T _J = 25°C	R _{DS(on)}		90	100	mΩ
	V _{GS} = 10 V, I _D = 1.4 A, T _J = 150°C (Note 5)			165	190	
	V _{GS} = 5.0 V, I _D = 1.4 A, T _J = 25°C			105	120	
	V _{GS} = 5.0 V, I _D = 1.4 A, T _J = 150°C (Note 5)			185	210	
	V _{GS} = 5.0 V, I _D = 0.5 A, T _J = 25°C			105	120	
	V _{GS} = 5.0 V, I _D = 0.5 A, T _J = 150°C (Note 5)			185	210	
Source-Drain Forward On Voltage	V _{GS} = 0 V, I _S = 7.0 A	V _{SD}		1.05		V

SWITCHING CHARACTERISTICS (Note 5)

Turn-ON Time (10% V _{IN} to 90% I _D)	V _{GS} = 10 V, V _{DD} = 12 V I _D = 2.5 A, R _L = 4.7 Ω	t _{ON}		20		μs
Turn-OFF Time (90% V _{IN} to 10% I _D)		t _{OFF}		110		
Slew-Rate ON (70% V _{DS} to 50% V _{DS})	V _{GS} = 10 V, V _{DD} = 12 V, R _L = 4.7 Ω	-dV _{DS} /dt _{ON}		1.0		V/μs
Slew-Rate OFF (50% V _{DS} to 70% V _{DS})		dV _{DS} /dt _{OFF}		0.4		

SELF PROTECTION CHARACTERISTICS (T_J = 25°C unless otherwise noted) (Note 4)

Current Limit	V _{DS} = 10 V, V _{GS} = 5.0 V, T _J = 25°C	I _{LIM}	6.0	9.0	11	A
	V _{DS} = 10 V, V _{GS} = 5.0 V, T _J = 150°C (Note 5)		3.0	5.0	8.0	
	V _{DS} = 10 V, V _{GS} = 10 V, T _J = 25°C		7.0	10.5	13	
	V _{DS} = 10 V, V _{GS} = 10 V, T _J = 150°C (Note 5)		4.0	7.5	10	
Temperature Limit (Turn-off)	V _{GS} = 5.0 V (Note 5)	T _{LIM(off)}	150	180	200	°C
Thermal Hysteresis	V _{GS} = 5.0 V	ΔT _{LIM(on)}		15		
Temperature Limit (Turn-off)	V _{GS} = 10 V (Note 5)	T _{LIM(off)}	150	165	185	
Thermal Hysteresis	V _{GS} = 10 V	ΔT _{LIM(on)}		15		

GATE INPUT CHARACTERISTICS (Note 5)

Device ON Gate Input Current	V _{GS} = 5 V, I _D = 1.0 A	I _{GON}		50		μA
	V _{GS} = 10 V, I _D = 1.0 A			400		
Current Limit Gate Input Current	V _{GS} = 5 V, V _{DS} = 10 V	I _{GCL}		0.05		mA
	V _{GS} = 10 V, V _{DS} = 10 V			0.4		
Thermal Limit Fault Gate Input Current	V _{GS} = 5 V, V _{DS} = 10 V	I _{GTL}		0.22		mA
	V _{GS} = 10 V, V _{DS} = 10 V			1.0		

ESD ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted) (Note 5)

Electro-Static Discharge Capability	Human Body Model (HBM)	ESD	4000			V
	Machine Model (MM)		400			

3. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
4. Fault conditions are viewed as beyond the normal operating range of the part.
5. Not subject to production testing.

TYPICAL PERFORMANCE CURVES




Figure 2. Single Pulse Maximum Switch-off Current vs. Load Inductance




Figure 3. Single Pulse Maximum Switching Energy vs. Load Inductance




Figure 4. Single Pulse Maximum Inductive Switch-off Current vs. Time in Clamp




Figure 5. Single Pulse Maximum Inductive Switching Energy vs. Time in Clamp




Figure 6. Output Characteristics




Figure 7. Transfer Characteristics

TYPICAL PERFORMANCE CURVES




Figure 8. $R_{DS(on)}$ vs. Gate-Source Voltage




Figure 9. $R_{DS(on)}$ vs. Drain Current




Figure 10. Normalized $R_{DS(on)}$ vs. Temperature




Figure 11. Current Limit vs. Gate-Source Voltage




Figure 12. Current Limit vs. Junction Temperature




Figure 13. Drain-to-Source Leakage Current

TYPICAL PERFORMANCE CURVES




Figure 14. Normalized Threshold Voltage vs. Temperature




Figure 15. Body-Diode Forward Characteristics




Figure 16. Resistive Load Switching Time vs. Gate-Source Voltage




Figure 17. Resistive Load Switching Drain-Source Voltage Slope vs. Gate-Source Voltage




Figure 18. Resistive Load Switching Time vs. Gate Resistance




Figure 19. Drain-Source Voltage Slope during Turn On and Turn Off vs. Gate Resistance

NCV8405, NCV8405A

TYPICAL PERFORMANCE CURVES




Figure 20. Transient Thermal Resistance




Figure 21. θ_{JA} vs. Copper

NCV8405, NCV8405A

TEST CIRCUITS AND WAVEFORMS




Figure 22. Resistive Load Switching Test Circuit




Figure 23. Resistive Load Switching Waveforms

NCV8405, NCV8405A

TEST CIRCUITS AND WAVEFORMS




Figure 24. Inductive Load Switching Test Circuit




Figure 25. Inductive Load Switching Waveforms

NCV8405, NCV8405A

ORDERING INFORMATION



Device	Package	Shipping†
NCV8405STT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NCV8405ASTT1G	SOT-223 (Pb-Free)	1000 / Tape & Reel
NCV8405DTRKG	DPAK (Pb-Free)	2500 / Tape & Reel
NCV8405STT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV8405ASTT3G	SOT-223 (Pb-Free)	4000 / Tape & Reel
NCV8405ADTRKG	DPAK (Pb-Free)	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV8405, NCV8405A

PACKAGE DIMENSIONS

SOT-223 (TO-261)
CASE 318E-04
ISSUE N




NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCH.

DIM	MILLIMETERS			INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.50	1.63	1.75	0.060	0.064	0.068
A1	0.02	0.06	0.10	0.001	0.002	0.004
b	0.60	0.75	0.89	0.024	0.030	0.035
b1	2.90	3.06	3.20	0.115	0.121	0.126
c	0.24	0.29	0.35	0.009	0.012	0.014
D	6.30	6.50	6.70	0.249	0.256	0.263
E	3.30	3.50	3.70	0.130	0.138	0.145
e	2.20	2.30	2.40	0.087	0.091	0.094
e1	0.85	0.94	1.05	0.033	0.037	0.041
L	0.20	---	---	0.008	---	---
L1	1.50	1.75	2.00	0.060	0.069	0.078
HE	6.70	7.00	7.30	0.264	0.276	0.287
θ	0°	-	10°	0°	-	10°

STYLE 3:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

SOLDERING FOOTPRINT*




*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NCV8405, NCV8405A

PACKAGE DIMENSIONS

DPAK (SINGLE GAUGE) CASE 369C ISSUE D




NOTES:

1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.
4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.
5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
c	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
e	0.090 BSC		2.29 BSC	
H	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74 REF	
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4	---	0.040	---	1.01
Z	0.155	---	3.93	---

SOLDERING FOOTPRINT*



SCALE 3:1 (mm/inches)

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative