

AP9474GM


RoHS-compliant Product




**Advanced Power
Electronics Corp.**

**N-CHANNEL ENHANCEMENT MODE
POWER MOSFET**

- ▼ Low On-resistance
- ▼ Single Drive Requirement
- ▼ Surface Mount Package



BV_{DSS}	60V
$R_{DS(ON)}$	10.5mΩ
I_D	12.8A



Description

Advanced Power MOSFETs from APEC provide the designer with the best combination of fast switching, ruggedized device design, ultra low on-resistance and cost-effectiveness.

The SO-8 package is widely preferred for commercial-industrial surface mount applications and suited for low voltage applications such as DC/DC converters.

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	60	V
V_{GS}	Gate-Source Voltage	± 20	V
$I_D @ T_A = 25^\circ C$	Continuous Drain Current ³ , $V_{GS} @ 10V$	12.8	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current ³ , $V_{GS} @ 10V$	9.6	A
I_{DM}	Pulsed Drain Current ¹	50	A
$P_D @ T_A = 25^\circ C$	Total Power Dissipation	2.5	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	50	°C/W

**Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=1\text{mA}$	60	-	-	V
$R_{\text{DS}(\text{ON})}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=12\text{A}$	-	-	10.5	$\text{m}\Omega$
		$V_{\text{GS}}=6\text{V}, I_{\text{D}}=10\text{A}$	-	-	13	$\text{m}\Omega$
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\text{\mu A}$	1	-	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=10\text{A}$	-	25	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	\mu A
	Drain-Source Leakage Current ($T_j=70^\circ\text{C}$)	$V_{\text{DS}}=48\text{V}, V_{\text{GS}}=0\text{V}$	-	-	25	\mu A
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}= \pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_g	Total Gate Charge ²	$I_{\text{D}}=10\text{A}$	-	51	84	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=48\text{V}$	-	5.5	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge	$V_{\text{GS}}=10\text{V}$	-	17	-	nC
$t_{\text{d}(\text{on})}$	Turn-on Delay Time ²	$V_{\text{DS}}=30\text{V}$	-	10	-	ns
t_r	Rise Time	$I_{\text{D}}=1\text{A}$	-	8	-	ns
$t_{\text{d}(\text{off})}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega, V_{\text{GS}}=10\text{V}$	-	43	-	ns
t_f	Fall Time	$R_{\text{D}}=30\Omega$	-	20	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	2115	3400	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=25\text{V}$	-	260	-	pF
C_{rss}	Reverse Transfer Capacitance	f=1.0MHz	-	200	-	pF

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=1.5\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.3	V
trr	Reverse Recovery Time ²	$I_{\text{S}}=10\text{A}, V_{\text{GS}}=0\text{V},$ $dI/dt=100\text{A}/\mu\text{s}$	-	34	-	ns
Q_{rr}	Reverse Recovery Charge		-	43	-	nC

Notes:







- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, t \leq 10sec ; 125 °C/W when mounted on Min. copper pad.

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.









Fig 9. Maximum Safe Operating Area

Fig 10. Effective Transient Thermal Impedance





Fig 11. Switching Time Waveform

Fig 12. Gate Charge Waveform