

SMPS MOSFET

IRFR15N20D
IRFU15N20D
HEXFET® Power MOSFET


Applications

- High frequency DC-DC converters

V_{DSS}	$R_{DS(on)}$ max	I_D
200V	0.165Ω	17A

Benefits

- Low Gate-to-Drain Charge to Reduce Switching Losses
- Fully Characterized Capacitance Including Effective C_{OSS} to Simplify Design, (See App. Note AN1001)
- Fully Characterized Avalanche Voltage and Current



Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	17	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	12	
I_{DM}	Pulsed Drain Current ①	68	
$P_D @ T_C = 25^\circ C$	Power Dissipation	140	W
$P_D @ T_A = 25^\circ C$	Power Dissipation*	3.0	
	Linear Derating Factor	0.96	W/°C
V_{GS}	Gate-to-Source Voltage	± 30	V
dv/dt	Peak Diode Recovery dv/dt ③	8.3	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds		

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	1.04	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)*	—	50	
$R_{\theta JA}$	Junction-to-Ambient	—	110	



KERSEMI

IRFR/U15N20D

Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	200	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.26	—	V/°C	Reference to 25°C, I _D = 1mA ⑥
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	—	0.165	Ω	V _{GS} = 10V, I _D = 10A ④
V _{GS(th)}	Gate Threshold Voltage	3.0	—	5.5	V	V _{DS} = V _{GS} , I _D = 250μA
I _{DSS}	Drain-to-Source Leakage Current	—	—	25	μA	V _{DS} = 200V, V _{GS} = 0V
		—	—	250		V _{DS} = 160V, V _{GS} = 0V, T _J = 150°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} = 30V
	Gate-to-Source Reverse Leakage	—	—	-100		V _{GS} = -30V


Dynamic @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
g _{fs}	Forward Transconductance	4.0	—	—	S	V _{DS} = 50V, I _D = 10A
Q _g	Total Gate Charge	—	27	41	nC	I _D = 10A V _{DS} = 160V V _{GS} = 10V, ④
Q _{gs}	Gate-to-Source Charge	—	6.9	10		
Q _{gd}	Gate-to-Drain ("Miller") Charge	—	14	21		
t _{d(on)}	Turn-On Delay Time	—	9.7	—	ns	V _{DD} = 100V I _D = 10A R _G = 6.8Ω V _{GS} = 10V ④
t _r	Rise Time	—	32	—		
t _{d(off)}	Turn-Off Delay Time	—	17	—		
t _f	Fall Time	—	8.9	—		
C _{iss}	Input Capacitance	—	910	—	pF	V _{GS} = 0V V _{DS} = 25V f = 1.0MHz V _{GS} = 0V, V _{DS} = 1.0V, f = 1.0MHz V _{GS} = 0V, V _{DS} = 160V, f = 1.0MHz V _{GS} = 0V, V _{DS} = 0V to 160V ⑤
C _{oss}	Output Capacitance	—	170	—		
C _{rss}	Reverse Transfer Capacitance	—	31	—		
C _{oss}	Output Capacitance	—	1380	—		
C _{oss}	Output Capacitance	—	67	—		
C _{oss eff.}	Effective Output Capacitance	—	150	—		

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy②	—	260	mJ
I _{AR}	Avalanche Current①	—	10	A
E _{AR}	Repetitive Avalanche Energy①	—	14	mJ

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	17	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	68		
V _{SD}	Diode Forward Voltage	—	—	1.5	V	T _J = 25°C, I _S = 10A, V _{GS} = 0V ④
t _{rr}	Reverse Recovery Time	—	130	200	ns	T _J = 25°C, I _F = 10A
Q _{rr}	Reverse Recovery Charge	—	610	920	nC	di/dt = 100A/μs ④
t _{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				



KERSEMI

IRFR/U15N20D




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature

IRFR/U15N20D




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area

IRFR/U15N20D




Fig 9. Maximum Drain Current Vs. Case Temperature



Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case



KERSEMI

IRFR/U15N20D




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current





Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit




* $V_{GS} = 5V$ for Logic Level Devices

Fig 14. For N-Channel HEXFET[®] Power MOSFETs

IRFR/U15N20D


D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



D-Pak (TO-252AA) Part Marking Information


EXAMPLE: THIS IS AN IRFU120
 WITH ASSEMBLY
 LOT CODE 1234
 ASSEMBLED ON WW 16, 1999
 IN THE ASSEMBLY LINE "A"



IRFR/U15N20D


I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120
 WITH ASSEMBLY
 LOT CODE 5678
 ASSEMBLED ON WW 19, 1999
 IN THE ASSEMBLY LINE "A"






KERSEMI

IRFR/U15N20D


D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



NOTES :

1. CONTROLLING DIMENSION : MILLIMETER.
2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

1. OUTLINE CONFORMS TO EIA-481.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
 - ② Starting $T_J = 25^\circ\text{C}$, $L = 4.9\text{mH}$
 $R_G = 25\Omega$, $I_{AS} = 10\text{A}$.
 - ③ $I_{SD} \leq 10\text{A}$, $di/dt \leq 170\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$,
 $T_J \leq 175^\circ\text{C}$
 - ④ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
 - ⑤ C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}
- * When mounted on 1" square PCB (FR-4 or G-10 Material).
For recommended footprint and soldering techniques refer to application note #AN-994.