

# P-channel enhancement mode vertical D-MOS transistor

**BST120**

## DESCRIPTION

P-channel vertical D-MOS transistor in SOT89 envelope and intended for use in relay, high-speed and line-transformer drivers, using SMD technology.

## FEATURES

- Very low  $R_{DS(on)}$
- Direct interface to C-MOS
- High-speed switching
- No second breakdown


## QUICK REFERENCE DATA

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0,3 A
Total power dissipation up to $T_{amb} = 25\text{ }^\circ\text{C}$	$P_{tot}$	max.	1 W
Drain-source ON-resistance	$R_{DS(on)}$	typ.	4,5 $\Omega$
$-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$		max.	6 $\Omega$
Transfer admittance	$ Y_{fs} $	typ.	200 mS
$-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$			

## PINNING - SOT89

- 1 = source
- 2 = drain
- 3 = gate

## PIN CONFIGURATION



# P-channel enhancement mode vertical D-MOS transistor

## BST120

### RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$-V_{DS}$	max.	60 V
Gate-source voltage (open drain)	$\pm V_{GSO}$	max.	20 V
Drain current (DC)	$-I_D$	max.	0.3 A
Drain current (peak)	$-I_{DM}$	max.	0.8 A
Total power dissipation up to $T_{amb} = 25\text{ °C}$ (note 1)	$P_{tot}$	max.	1 W
Storage temperature range	$T_{stg}$		-65 to +150 °C
Junction temperature	$T_j$	max.	150 °C

### THERMAL RESISTANCE

From junction to ambient (note 1)	$R_{th\ j-a}$	=	125 K/W
-----------------------------------	---------------	---	---------

### Note

1. Transistor mounted on ceramic substrate: area = 2,5 cm<sup>2</sup> and thickness = 0,7 mm.

# P-channel enhancement mode vertical D-MOS transistor





BST120

**CHARACTERISTICS** $T_j = 25\text{ }^\circ\text{C}$  unless otherwise specified

Drain-source breakdown voltage $-I_D = 10\text{ }\mu\text{A}; V_{GS} = 0$	$-V_{(BR)DSS}$	min.	60 V
Drain-source leakage current $-V_{DS} = 48\text{ V}; V_{GS} = 0$	$-I_{DSS}$	max.	1 $\mu\text{A}$
Gate-source leakage current $-V_{GS} = 20\text{ V}; V_{DS} = 0$	$-I_{GSS}$	max.	100 nA
Gate threshold voltage $-I_D = 1\text{ mA}; V_{DS} = V_{GS}$	$-V_{GS(th)}$	min. max.	1.5 V 3.5 V
Drain-source ON-resistance $-I_D = 200\text{ mA}; -V_{GS} = 10\text{ V}$	$R_{DS(on)}$	typ. max.	4.5 $\Omega$ 6 $\Omega$
Transfer admittance $-I_D = 200\text{ mA}; -V_{DS} = 15\text{ V}$	$ Y_{fs} $	typ.	200 mS
Input capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{iss}$	typ. max.	55 pF 70 pF
Output capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{oss}$	typ. max.	30 pF 45 pF
Feedback capacitance at $f = 1\text{ MHz}$ $-V_{DS} = 10\text{ V}; V_{GS} = 0$	$C_{rss}$	typ. max.	8 pF 12 pF
Switching times (see Figs 2 and 3) $-I_D = 200\text{ mA}; -V_{DD} = 50\text{ V}; -V_{GS} = 0\text{ to }10\text{ V}$	$t_{on}$ $t_{off}$	typ. typ.	4 ns 20 ns

# P-channel enhancement mode vertical D-MOS transistor

BST120



# P-channel enhancement mode vertical D-MOS transistor

BST120




Fig.6 Output characteristics;  $T_j = 25^\circ\text{C}$ ; typical values.