



General Description

These dual N and P-channel enhancement mode power field effect transistors are produced using TY's proprietary, high cell density, DMOS technology. This very high density process has been designed to minimize on-state resistance, provide rugged and reliable performance and fast switching. These devices is particularly suited for low voltage, low current, switching, and power supply applications.

Features

- N-Channel 0.51A, 50V, $R_{DS(ON)} = 2\Omega @ V_{GS}=10V$
- P-Channel -0.34A, -50V. $R_{DS(ON)} = 5\Omega @ V_{GS}=-10V$.
- High density cell design for low $R_{DS(ON)}$.
- Proprietary SuperSOT™-6 package design using copper lead frame for superior thermal and electrical capabilities.
- High saturation current.



Absolute Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	N-Channel	P-Channel	Units
V_{DSS}	Drain-Source Voltage	50	-50	V
V_{GSS}	Gate-Source Voltage - Continuous	20	-20	V
I_D	Drain Current - Continuous (Note 1a)	0.51	-0.34	A
	- Pulsed	1.5	-1	
P_D	Maximum Power Dissipation (Note 1a)	0.96		W
	(Note 1b)	0.9		
	(Note 1c)	0.7		
T_J, T_{STG}	Operating and Storage Temperature Range	-55 to 150		$^\circ\text{C}$

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	130	$^\circ\text{C/W}$
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	60	$^\circ\text{C/W}$



ELECTRICAL CHARACTERISTICS (T _A = 25°C unless otherwise noted)								
Symbol	Parameter	Conditions	Type	Min	Typ	Max	Units	
OFF CHARACTERISTICS								
BV _{DSS}	Drain-Source Breakdown Voltage	V _{GS} = 0 V, I _D = 250 μA	N-Ch	50			V	
		V _{GS} = 0 V, I _D = -250 μA	P-Ch	-50				
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 40 V, V _{GS} = 0 V T _J = 125°C	N-Ch			1	μA	
						500		
		V _{DS} = -40 V, V _{GS} = 0 V T _J = 125°C	P-Ch			-1		
						-500		
I _{GSSF}	Gate - Body Leakage, Forward	V _{GS} = 20 V, V _{DS} = 0 V	All			100	nA	
I _{GSSR}	Gate - Body Leakage, Reverse	V _{GS} = -20 V, V _{DS} = 0 V	All			-100	nA	
ON CHARACTERISTICS (Note 2)								
V _{GS(th)}	Gate Threshold Voltage	V _{DS} = V _{GS} , I _D = 250 μA T _J = 125°C	N-Ch	1	1.9	2.5	V	
				0.8	1.5	2.2		
		V _{DS} = V _{GS} , I _D = -250 μA T _J = 125°C	P-Ch	-1	-2.5	-3.5		
				-0.8	-2.2	-3		
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 0.51 A T _J = 125°C	N-Ch		1	2	Ω	
						1.7		3.5
		V _{GS} = -10 V, I _D = -0.34 A T _J = 125°C	P-Ch			2.5		5
						4		10
						5.3		7.5
I _{D(on)}	On-State Drain Current	V _{GS} = 10 V, V _{DS} = 10 V	N-Ch	1.5			A	
		V _{GS} = -10 V, V _{DS} = -10 V	P-Ch	-1				
g _{FS}	Forward Transconductance	V _{DS} = 10 V, I _D = 0.51 A	N-Ch		400		mS	
		V _{DS} = -10 V, I _D = -0.34 A	P-Ch		250			
DYNAMIC CHARACTERISTICS								
C _{iss}	Input Capacitance	N-Channel V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz	N-Ch		20		pF	
			P-Ch		40			
C _{oss}	Output Capacitance	P-Channel V _{DS} = -25 V, V _{GS} = 0 V, f = 1.0 MHz	N-Ch		13		pF	
			P-Ch		13			
C _{rss}	Reverse Transfer Capacitance	N-Channel V _{DS} = -25 V, V _{GS} = 0 V, f = 1.0 MHz	N-Ch		5		pF	
			P-Ch		4			

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameters	Conditions	Type	Min	Typ	Max	Units
SWITCHING CHARACTERISTICS (Note 2)							
$t_{D(on)}$	Turn - On Delay Time	N-Channel $V_{DD} = 25\text{ V}$, $I_D = 0.25\text{ A}$, $V_{GS} = 10\text{ V}$, $R_{GEN} = 25\ \Omega$	N-Ch		6	20	nS
			P-Ch		14	20	
t_r	Turn - On Rise Time	P-Channel $V_{DD} = -25\text{ V}$, $I_D = -0.25\text{ A}$, $V_{GS} = -10\text{ V}$, $R_{GEN} = 25\ \Omega$	N-Ch		6	20	
			P-Ch		6	20	
$t_{D(off)}$	Turn - Off Delay Time		N-Ch		11	20	
			P-Ch		13	20	
t_f	Turn - Off Fall Time		N-Ch		5	20	
			P-Ch		6	20	
Q_g	Total Gate Charge	N-Channel $V_{DS} = 25\text{ V}$, $I_D = 0.51\text{ A}$, $V_{GS} = 10\text{ V}$	N-Ch		1		nC
			P-Ch		1.3		
Q_{gs}	Gate-Source Charge	P-Channel $V_{DS} = -25\text{ V}$, $I_D = -0.34\text{ A}$, $V_{GS} = -10\text{ V}$	N-Ch		0.19		nC
			P-Ch		0.23		
Q_{gd}	Gate-Drain Charge		N-Ch		0.33		nC
			P-Ch		0.38		
DRAIN-SOURCE DIODE CHARACTERISTICS							
I_S	Maximum Continuous Source Current		N-Ch			0.51	A
			P-Ch			-0.34	
I_{SM}	Maximum Pulse Source Current (Note 2)		N-Ch			1.5	A
			P-Ch			-1	
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0\text{ V}$, $I_S = 0.51\text{ A}$ (Note 2)	N-Ch		0.8	1.2	V
		$V_{GS} = 0\text{ V}$, $I_S = -0.34\text{ A}$ (Note 2)	P-Ch		-0.8	-1.2	




Notes:

- $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{\theta JA}(t)} = \frac{T_J - T_A}{R_{\theta JC} + R_{\theta CA}(t)} = I_D^2(t) \times R_{DS(on)} \theta_{TJ}$$

Typical $R_{\theta JA}$ for single device operation using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- 130°C/W when mounted on a 0.125 in² pad of 2oz copper.
- 140°C/W when mounted on a 0.005 in² pad of 2oz copper.
- 180°C/W when mounted on a 0.0015 in² pad of 2oz copper.



Scale 1 : 1 on letter size paper

- Pulse Test: Pulse Width $\leq 300\ \mu\text{s}$, Duty Cycle $\leq 2.0\%$.