# 32-Position Manual Up/Down Control Potentiometer 

## Preliminary Technical Data

## FEATURES

- 32-Position Digital Potentiometer
- 10k, 50k, 100k $\Omega$ end-to-end terminal resistance
- Simple Manual Up/Down Push Button Control
- Built-in Adaptive De-bouncer
- Discrete Step Counts Up/Down
- Fast Scan Counts Up/Down 4 Steps Per Seconds
- Zeroscale/Midscale Selectable Preset
- Low Potentiometer Mode Tempco 5ppm/ ${ }^{\circ} \mathrm{C}$
- Low Rheostat Mode Tempco 35ppm/ ${ }^{\circ} \mathrm{C}$
- Internal Pull-Up Resistors
- Digital Control Compatible
- Low power, $\mathrm{I}_{\mathrm{DD}}=5 \mu \mathrm{~A} \mathrm{Max}$
- Low Operating Voltage, 2.7V to 5.5V
- Automotive Temperature Range $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$
- Compact Thin SOT23-8 (2.9 mm $\times 3 \mathrm{~mm}$ ) package


## APPLICATIONS

- Mechanical Potentiometers and Trimmers Replacements
- LCD Contrast, Brightness, and Backlight Controls
- Digital Volume Control
- Portable Devices Level Adjustments
- Electronics Front Panel Level Controls
- Programmable Power Supply


## GENERAL DESCRIPTIONS

AD5228 is Analog Devices latest 32-Step Up/Down Control Digital Potentiometer ${ }^{1}$ emulating mechanical potentiometer operation. Its simple up/down control interface allows manual control with just two external pushbutton switches. AD5228 designed with a built-in adaptive de-bouncer that ignores any invalid bounces due to the spring-load rebounce mechanism commonly found in pushbuttons during contact closure. The de-bouncer is adaptive that can accommodate variety of mechanical switches with irregular bouncing mechanisms.
In addition, AD5228 can be counted up and down in discrete step or in fast scanning mode. When the $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ button is briefly pressed and released, AD5228 resistance changes by one step. Repeat pressing and releasing the button change the numbers of steps accordingly. When $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ button is held continuously, the device will change to the fast scan mode after 1 second and count 4 steps per second thereafter.
In addition to manual control, AD5228 can be controlled digitally and its up/down control features simplify discrete logics or micro-

1
One Technology Way, P.o. Box 9106, Norwood, MA 02062-9106 U.S.A.
Tel: 781/329-4700 Fax: 781/326-8703

World Wide Web Site: http://www.analog.com © Analog Devices, Inc., 2004

## TABLE OF CONTENTS

General Description ...............Error! Bookmark not defined. AD5228—Specifications........Error! Bookmark not defined.
Absolute Maximum Ratings
Thermal Resistance............Error! Bookmark not defined.
Pin Configurations And Functional Descriptions........ Error!
Bookmark not defined.

Typical Performance Characteristics ..Error! Bookmark not defined.
Theory of Operation ..............Error! Bookmark not defined. Outline Dimensions.

ESD Caution.......................Error! Bookmark not defined.

## REVISION HISTORY

Revision PrC: Initial Version

Table 2. ELECTRICAL CHARACTERISTICS 10k, 50k, 100k $\Omega$ VERSION $\left(V_{D D}=+3 \mathrm{~V} \pm 10 \%\right.$ or $+5 \mathrm{~V} \pm 10 \%, \mathrm{~V}_{\mathrm{A}}=+\mathrm{V}_{\mathrm{DD}}, \mathrm{V}_{\mathrm{B}}=0 \mathrm{~V},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}$ $<+105^{\circ} \mathrm{C}$ unless otherwise noted.)

| Parameter | Symbol | Conditions | Min | Typ ${ }^{1}$ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC CHARACTERISTICS RHEOSTAT M |  |  |  |  |  |  |
| Resistor Differential $\mathrm{NL}^{2}$ <br> Resistor Nonlinearity ${ }^{2}$ <br> Nominal resistor tolerance <br> Resistance Temperature Coefficient <br> Wiper Resistance <br> Wiper Resistance | R-DNL <br> R-INL <br> $\Delta \mathrm{R}_{\mathrm{AB}} / \mathrm{R}_{\mathrm{AB}}$ <br> $\left(\Delta R_{A B} / R_{A B}\right) /$ <br> $\mathrm{R}_{\mathrm{W}}$ <br> $R_{W}$ | $\begin{aligned} & \mathrm{R}_{\mathrm{WB}}, \mathrm{~V}_{\mathrm{A}}=\mathrm{NC} \\ & \mathrm{R}_{\mathrm{WB}}, \mathrm{~V}_{\mathrm{A}}=\mathrm{NC} \\ & \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \\ & \mathrm{~T} \\ & \mathrm{I}_{\mathrm{W}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{R}, \mathrm{~V}_{\mathrm{DD}}=5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{W}}=\mathrm{V}_{\mathrm{DD}} / \mathrm{R}, \mathrm{~V}_{\mathrm{DD}}=2.7 \mathrm{~V} \end{aligned}$ | $\begin{gathered} -1 \\ -1 \\ -30 \end{gathered}$ | $\begin{gathered} \pm 0.25 \\ \pm 0.5 \\ \\ 35 \\ 120 \\ 200 \end{gathered}$ | $\begin{aligned} & +1 \\ & +1 \\ & 30 \\ & 200 \\ & 400 \end{aligned}$ |  |
| DC CHARACTERISTICS POTENTIOME <br> Resolution <br> Integral Nonlinearity ${ }^{3}$ <br> Differential Nonlinearity ${ }^{3,4}$ <br> Voltage Divider Temp Coefficient <br> Full-Scale Error <br> Zero-Scale Error | ER DIVIDER <br> N <br> INL <br> DNL <br> $\left(\Delta V_{W} / V_{w}\right) / \Delta$ <br> $V_{\text {WFSE }}$ <br> $V_{\text {WZSE }}$ | MODE <br> Mid-scale <br> +16 Steps from Mid-scale (Full-scale) <br> -16 Steps from Mid-scale (Zero-scale) | $\begin{gathered} -1 \\ -1 \\ -2 \\ 0 \end{gathered}$ | $\begin{gathered} \pm 0.5 \\ \pm 0.1 \\ 5 \\ -0.5 \\ +0.5 \end{gathered}$ | $\begin{gathered} 5 \\ +1 \\ +1 \\ +0 \\ +1 \end{gathered}$ | $\begin{array}{r} \text { Bits } \\ \mathrm{LSB} \\ \mathrm{LSB} \\ \mathrm{ppm} /{ }^{\circ} \mathrm{C} \\ \mathrm{LSB} \\ \mathrm{LSB} \end{array}$ |
| RESISTOR TERMINALS <br> Voltage Range ${ }^{5}$ <br> Capacitance ${ }^{6}$ A, B <br> Capacitance ${ }^{6}$ W <br> Common Mode Leakage | $\begin{aligned} & \mathrm{V}_{\mathrm{A}, \mathrm{~B}, \mathrm{~W}} \\ & \mathrm{C}_{\mathrm{A}, \mathrm{~B}} \\ & \mathrm{C}_{\mathrm{W}} \\ & \mathrm{I}_{\mathrm{CM}} \end{aligned}$ | $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Mid-scale $\mathrm{f}=1 \mathrm{MHz}$, measured to GND, Mid-scale $\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{\mathrm{B}}=\mathrm{V}_{\mathrm{W}}$ | 0 | $\begin{gathered} 45 \\ 60 \\ 1 \end{gathered}$ | $V_{\text {DD }}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{pF} \\ \mathrm{pF} \\ \mathrm{nA} \end{gathered}$ |
| $\overline{\mathrm{PU}} \& \overline{\mathrm{PD}}$ INPUTS <br> Input High <br> Input Low <br> Input Current <br> Input Capacitance ${ }^{6}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IH}} \\ & \mathrm{v}_{\mathrm{IL}} \\ & \mathrm{I}_{\mathrm{IL}} \\ & \mathrm{C}_{\mathrm{IL}} \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V} \text { or }+5 \mathrm{~V} \end{aligned}$ | 2.4 | 5 | $\begin{gathered} 0.8 \\ 1 \end{gathered}$ | $\begin{array}{r} \mathrm{V} \\ \mathrm{~V} \\ \mu \mathrm{~A} \\ \mathrm{pF} \end{array}$ |
| POWER SUPPLIES <br> Power Supply Range Supply Current Standby <br> Supply Current Active <br> Power Dissipation ${ }^{7}$ <br> Power Supply Sensitivity | $V_{D D}$ <br> IDD_STBY <br> IDD_ACT <br> PDISS <br> PSS | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V}, \overline{\mathrm{PU}} \text { or } \overline{\mathrm{PD}} \text { is held } \\ & \mathrm{V}_{\mathrm{IH}}=+5 \mathrm{~V} \text { or } \mathrm{V}_{\mathrm{IL}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \\ & \cdot \mathrm{~V}_{\mathrm{DD}}=+5 \mathrm{~V} \pm 10 \% \end{aligned}$ | +2.7 | $\begin{gathered} 50 \\ 0.05 \end{gathered}$ | $\begin{gathered} +5.5 \\ 5 \\ 25 \\ 0.15 \end{gathered}$ | $\begin{array}{r} \mathrm{V} \\ \mu \mathrm{~A} \\ \mu \mathrm{~A} \\ \mu \mathrm{~W} \\ \% / \% \end{array}$ |
| DYNAMIC CHARACTERISTICS ${ }^{6,9,10}$ <br> Built-in Debounce \& Settling Time <br> Fast Scan Start Time <br> Fast Scan Time <br> Bandwidth -3dB <br> Total Harmonic Distortion <br> Resistor Noise Voltage | tDB <br> tfss <br> tfs <br> BW <br> $\mathrm{THD}_{\mathrm{W}}$ <br> $\mathrm{e}_{\mathrm{N}}$ WB | $\begin{aligned} & \overline{P U} \text { or } \overline{P D} \text { is held } \\ & \overline{P U} \text { or } \overline{P D} \text { is held } \\ & R_{A B}=10 \mathrm{k} / 50 \mathrm{k} / 100 \mathrm{k} \Omega, \text { Mid-scale } \\ & \mathrm{V}_{\mathrm{A}}=1 \mathrm{Vrms}+2 \mathrm{~V} \mathrm{dc}, \mathrm{~V}_{B}=2 \mathrm{~V} D C, \mathrm{f}=1 \mathrm{KHz} \\ & \mathrm{R}_{\mathrm{WB}}=5 \mathrm{~K} \Omega, \mathrm{f}=1 \mathrm{kHz} \end{aligned}$ |  | $\begin{gathered} 10 \\ 1 \\ 0.25 \\ 600 / \mathrm{X} / \mathrm{Y} \\ 0.05 \\ 14 \end{gathered}$ |  | $\begin{array}{r} \mathrm{ms} \\ \mathrm{~s} \\ \mathrm{~s} \\ \mathrm{kHz} \\ \% \\ \mathrm{nV} \cdot \mathrm{~Hz} \end{array}$ |

## NOTES:

1. Typicals represent average readings at $+25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$.
2. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step change from ideal between successive tap positions. Parts are guaranteed monotonic. See Figure X XX test circuit.
3. $\quad I N L$ and DNL are measured at $V_{W}$ with the RDAC configured as a potentiometer divider similar to a voltage output $D / A$ converter. $V_{A}=V_{D D}$ and $V_{B}=0 V$
4. DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating conditions. See Figure XXX test circuit
5. DNL specification limits of $\pm 1$ LSB maximum are Guaranteed Monotonic operating c
6. Resistor terminals $A, B, W$ have no limitations on polarity with respect to each other.
7. Resistor terminals $A, B, W$ have no limitations on polarity with
8. Guaranteed by design and not subject to production test.
9. $\quad P_{\text {DISS }}$ is calculated from ( $I_{D D} \times V_{D D}$ ). CMOS logic level inputs result in minimum power dissipation.
10. Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest $R$ value results in the fastest settling time and highest bandwidth. The highest $R$ value result in the minimum overall power consumption.
11. All dynamic characteristics use $\mathrm{V}_{\mathrm{DD}}=+5 \mathrm{~V}$
12. See timing diagram for location of measured values. All input control voltages are specified with $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=1 \mathrm{~ns}\left(10 \%\right.$ to $90 \%$ of $\left.\mathrm{V}_{\mathrm{DD}}\right)$ and timed from a voltage level of 1.6 V . Switching characteristics are measured using both $V_{D D}=+5 \mathrm{~V}$.

## Absolute Maximum Ratings

Table 3. AD5228 Absolute Maximum Ratings

| Parameter | Rating |
| :---: | :---: |
| $V_{\text {DD }}$ to GND | -0.3, +7V |
| $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}_{\mathrm{W}}$ to GND | GND, $\mathrm{V}_{\mathrm{DD}}$ |
| Maximum Current <br> $I_{\text {we, }}$ I lwa Pulsed <br> $I_{\text {wB }}$ Continuous ( $\mathrm{R}_{\text {wB }} \leq 1 \mathrm{k} \Omega$, A open) ${ }^{1}$ <br> $I_{w A}$ Continuous ( $\mathrm{Rwa}_{\mathrm{wa}} \leq 1 \mathrm{k} \Omega$, B open) ${ }^{1}$ | $\begin{aligned} & \pm 20 \mathrm{~mA} \\ & \pm 5 \mathrm{~mA} \\ & \pm 5 \mathrm{~mA} \end{aligned}$ |
| Digital Input Voltage to GND | OV, $\mathrm{V}_{\mathrm{DD}}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Maximum Junction Temperature (T, max) | $150^{\circ} \mathrm{C}$ |
| Storage Temperature | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering, 10-30 sec) | $245^{\circ} \mathrm{C}$ |
| Thermal Resistance ${ }^{2} \theta_{\mathrm{JA}}$, | $230^{\circ} \mathrm{C} / \mathrm{W}$ |

${ }^{1}$ Maximum terminal current is bounded by the maximum applied voltage across any two of the $A, B$, and $W$ terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package. $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$.
Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
${ }^{2}$ Package Power Dissipation $=\left(\mathrm{T} J \mathrm{MAX}-\mathrm{T}_{\mathrm{A}}\right) / \theta_{\mathrm{JA}}$

## Pin Configurations And Functional Descriptions



Figure 3. SOT23-8

Table 3. Pin Function Descriptions

| Pin No. | Name | Description |
| :--- | :--- | :--- |
| 1 | $\overline{\mathrm{PU}}$ | Push Up Pin. Connect To External Push <br> Button. Active Low |
| 2 | $\overline{\mathrm{PD}}$ | Push Down Pin. Connect To External <br> Push Button. Active Low |
| 3 | A | Resistor Terminal A. GND $\leq \mathrm{V}_{\mathrm{A}} \leq \mathrm{V}_{\mathrm{DD}}$ |
| 4 | GND | Common Ground |
| 5 | W | Wiper Terminal W. GND $\leq \mathrm{V}_{\mathrm{W}} \leq \mathrm{V}_{\mathrm{DD}}$ |
| 6 | B | Resistor Terminal B. GND $\leq \mathrm{V}_{\mathrm{B}} \leq \mathrm{V}_{\mathrm{DD}}$ |


| 7 | PRE | Power On Preset. Tie to Ground for Mid- <br> scale and VDD for Zero-scale Presets. Do <br> Not Let PRE Pin Floating |
| :--- | :--- | :--- |
| 8 | $V_{D D}$ | Positive Power Supply, +2.7 V to +5.5 V |

Interface Timing Diagram


Figure 4.Step Up RwB in Discrete Steps


Figure 5. Step Down Rws in Discrete Steps

PU


Figure 6. Step Up RwB In Fast Scan Mode
$\overline{P D}$

RWB


Figure 7. Step Down Rwв in Fast Scan Mode

## Preliminary Technical Data

## OPERATION

The AD5228 is a 32-position manual up/down control digital potentiometer with selectable power on preset. AD5228 presets to Mid-scale when the PRE pin is tied to ground and Zero-scale when PRE is tied to $V_{\text {DD }}$. Floating the PRE pin is not allowed. The step up and step down operations require the manipulations of the $\overline{\mathrm{PU}}$ (push up) and $\overline{P D}$ (push down) pins. These pins have internal pullup resistors that the $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ activate at low. The common practices are applying external pushbuttons or tactile switches as shown in Figure 8. Because of the spring load re-bounce mechanism in most pushbutton switches, a single pushbutton press can generate numerous bounces during the contact closure, see Figures 9 and 10.


Figure 8. Typical Pushbuttons Interface


Figure 9. Typical Pushbutton Switch Initial Bouncing


Figure 10. Typical Pushbutton Switch Tail Bouncing
AD5228 features adaptive de-bounce function, the de-bouncer works by monitoring and timing all the bounces. If the durations, between the bounces, are shorter than 10 ms , the de-bouncer ignores the bounces and continues to look for the last bounce. When the off state after a bounce reaches 10 ms , the de-bouncer will recognize it as the last bounce, therefore allows AD5228 to change the resistance by one step. The timing requirements are shown in Figures 4-7. The AD5228 de-bouncer is carefully designed that is capable to handle most standard pushbutton switches in the market.

Pressing the $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ button once increment or decrement Rwв by one step respectively. Repeat pressing these buttons separately and discretely for fast adjustment is allowed provided each press is not faster than 10 ms (Fast video game players can achieve approximately 40 ms per press). On the other hand, AD5228 comes with a fast scan feature such that when $\overline{\mathrm{PU}}$ or $\overline{\mathrm{PD}}$ button is held continuously, the fast scan mode is activated after 1 second and AD5228 will change the resistance 4 steps per second thereafter. The change will stop when it hits at either ends of the resistor string unless the opposite button is pressed. The timing informations given are based on the typical values which may vary $\pm 30 \%$.

When both $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ buttons are pressed simultaneously, the output will not change but it will change once one button is let go earlier than another.


Figure 11. AD5228 Equivalent RDAC Circuit

## PROGRAMMING THE DIGITAL POTENTIOMETERS Rheostat Operation

If only the W -to- B or W -to- A terminals are used as variable resistor, the unused terminal can be opened or shorted with W , such operation is called rheostat mode, Figure 12.

B

B


Figure 12. Rheostat Mode Configuration
The end-to-end resistance $R_{A B}$ has 32 contact points accessed by the wiper terminal, plus the $B$ terminal contact if $R_{W B}$ is used. Pushing the $\overline{\mathrm{PU}}$ pin discretely increments $\mathrm{R}_{\mathrm{WB}}$ by one step from $B$ to W. The total resistance becomes Rs +Rw , see Figure 11. The change of resistance, $\mathrm{R}_{\mathrm{wb}}$ can be determined by the number of discrete $\overline{\mathrm{PU}}$ executions provided its maximum and minimum settings are not reached. The $\mathrm{R}_{\mathrm{WB}}$ can therefore be approximated as

$$
\begin{align*}
& \Delta R_{W B}=+\left(\overline{\mathrm{PU}} \cdot \frac{R_{A B}}{32}+R_{W}\right)  \tag{1}\\
& \Delta R_{W B}=-\left(\overline{\mathrm{PD}} \cdot \frac{R_{A B}}{32}+R_{W}\right) \tag{2}
\end{align*}
$$

where:
$\overline{\mathrm{PU}}$ is the number of Discrete Push Up Executions.
$\overline{\mathrm{PD}}$ is the number of Discrete Push Down Executions
$R_{A B}$ is the end-to-end resistance.
$R_{W}$ is the wiper resistance contributed by the on-resistance of the internal switch.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a complementary resistance $\mathrm{R}_{\mathrm{WA}}$. When these terminals are used, the B-terminal can be opened or shorted to W . The $\mathrm{R}_{\mathrm{wA}}$ can also be approximated if its maximum and minimum settings are not reached.

$$
\begin{align*}
& \Delta R_{W A}=-\left((32-\overline{\mathrm{PU}}) \frac{R_{A B}}{32}+R_{W}\right)  \tag{3}\\
& \Delta R_{W A}=+\left((32-\overline{\mathrm{PD}}) \frac{R_{A B}}{32}+R_{W}\right) \tag{4}
\end{align*}
$$

Equations 1 to 4 do not apply when $\overline{P U}$ and $\overline{\mathrm{PD}}=0$.

Since in the lowest end of the resistor string, a finite wiper resistance of $60 \Omega$ is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA . Otherwise, degradation or possible destruction of the internal switch contact can occur.

The typical distribution of the resistance tolerance from device to device is process lot dependent and is possible to have $\pm 30 \%$ tolerance.

## Potentiometer Mode Operation

If all three terminals are used, the operation is called the potentiometer mode. The most common configuration is the voltage divider operation, Figure 13.


Figure 13. Potentiometer Mode Configuration
The transfer function is:
$\Delta V_{W}=\frac{\frac{\overline{\mathrm{PU}}}{32} R_{A B}+R_{W}}{R_{A B}+2 R_{W}} V_{A}$
If we ignore the effect of the wiper resistance, the transfer function simplifies to

$$
\begin{align*}
& \Delta V_{W}=+\frac{\overline{\mathrm{PU}}}{\frac{32}{2}} V_{A}  \tag{6}\\
& \Delta V_{W}=-\frac{\overline{\mathrm{PD}}}{32} V_{A} \tag{7}
\end{align*}
$$

Unlike in rheostat mode operation where the absolute tolerance is high, potentiometer mode operation yields an almost ratio-metric function of $\overline{\mathrm{PU}} / 32$ or $\overline{\mathrm{PD}} / 32$ with a relatively small error contributed by the $\mathrm{R}_{\mathrm{W}}$ terms, the tolerance effect is therefore almost cancelled. Although the thin film step resistor Rs and CMOS switches resistance Rw have very different temperature coefficients, the ratio-metric adjustment also makes the overall temperature coefficient effect reduced to $5 \mathrm{ppm} /{ }^{\circ} \mathrm{C}$ except at low value codes where $\mathrm{R}_{\mathrm{w}}$ dominates.

Potentiometer mode operations include others such as opamp input and feedback resistors network and other voltage scaling applications. A, W, and B terminals can in fact be input or output terminals and have no polarity constraint provided that $\left|\mathrm{V}_{\mathrm{AB}}\right|$, $\left|V_{W A}\right|$, and $\left|V_{W B}\right|$ do not exceed VDD-to-GND.

## CONTROLLING INPUTS

All $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ inputs are protected with a series input resistor and parallel Zener ESD structure shown in Figure 14.


Figure 14. Equivalent ESD Protection in $\overline{\mathrm{PU}}$ and $\overline{\mathrm{PD}}$ Pins

## Terminal Voltage Operation Range

The AD5228 is designed with internal ESD diodes for protection but they also set the voltage boundary of the terminal operating voltages. Positive signals present on terminal $\mathrm{A}, \mathrm{B}$, or W that exceeds $V_{D D}$ will be clamped by the forward biased diode. There is no polarity constraint between $V_{A}, V_{W}$, and $V_{B}$ but they cannot be higher than VDD or lower than GND.


Figure 15. Maximum Terminal Voltages Set by $V_{D D}$ and GND

## Power-Up and Power-Down Sequences

Since there are ESD protection diodes that limit the voltage compliance at terminals $\mathrm{A}, \mathrm{B}$, and W (Figure 15), it is important to power $\mathrm{V}_{\mathrm{DD}}$ before applying any voltage to terminals $\mathrm{A}, \mathrm{B}$, and W . Otherwise, the diodes will be forward biased such that $V_{D D}$ will be powered unintentionally and may affect the rest of the users' circuit. Similarly, $V_{D D}$ should be powered down last. The ideal power-up sequence is in the following order: GND, $\mathrm{V}_{\mathrm{DD}}$, digital inputs, and $\mathrm{V}_{\mathrm{A} / \mathrm{B} / \mathrm{w}}$. The order of powering $\mathrm{V}_{\mathrm{A}}, \mathrm{V}_{\mathrm{B}}, \mathrm{V}$ w , and digital inputs is not important as long as they are powered after $\mathrm{V}_{\mathrm{DD}}$.

## Layout and Power Supply Biasing

It is always a good practice to employ compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low ESR (Equivalent Series Resistance) $1 \mu \mathrm{~F}$ to $10 \mu \mathrm{~F}$ tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and filter low frequency ripple. Figure 16 illustrates the basic supply-bypassing configuration for the AD5228


Figure 16. Power Supply Bypassing
The ground pin of the AD5228 is a digital ground reference. To minimize the digital ground bounce, the AD5228 ground terminal should be joined remotely to the common ground, Figure 16.

## Preliminary Technical Data

## Applications

## Constant Bias To Retain Resistance Setting

For users who consider EEMEM pots but cannot justify the additional cost for their designs, they may consider AD5228 as low cost alternatives. They may constantly bias the AD5228 with the supply to retain the resistance setting. AD5228 is designed specifically with low power in mind that allows power conservation even in the battery-operated systems. As shown in Figure 17, a similar low power digital pot is applied in a 3.4 V 450 mAhour Li -ion cellphone battery. The measurement shows that the device drains negligible power. Constantly bias the pot is not an impractical approach because most of the portable devices nowadays do not require detachable batteries for charging
purpose. Although the resistance setting of AD5228 will be lost when the battery needs replacement, such event occurs infrequently that such inconvenience is justified for most applications. And when it happens, user should be provided with a mean to adjust the setting accordingly.


Figure 17. Battery Consumption Measurement.

## Outline Dimensions

Dimensions shown in inches and (mm)


Figure 18. 8-Lead Small Outline Transistor Package [Thin SOT-23] (UJ-8) Dimensions shown in millimeters

Table 1. Ordering Guide

| Model $^{1}$ | $\mathbf{R}_{\mathrm{AB}}(\mathrm{k} \boldsymbol{\Omega})$ | Temperature <br> Range | Package Code | Package <br> Description | Full Container <br> Quantity | Brand <br> AD5228BUJ10-R7 $1^{20}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| AD5228BUJ10 | 10 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 3000 | D3K |
| AD5228BUJ50-R7 | 50 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 250 | D3K |
| AD5228BUJ50 | 50 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 3000 | D3L |
| AD5228BUJ100-R7 | 100 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 250 | D3L |
| AD5228BUJ100 | 100 | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | UJ | SOT23-8 | 3000 | D3M |
| AD5228EVAL | 10 |  | SOT23-8 | 250 | D3M |  |

1. $\mathrm{Z}=\mathrm{Pb}$ Free Parts

The end-to-end resistance RAB is available in $10 \mathrm{k} \Omega, 50 \mathrm{k} \Omega$, and $100 \mathrm{k} \Omega$. The final three characters of the part number determine the nominal resistance value, e.g., $10 \mathrm{k} \Omega=10$.

