ANALOG DEVICES

32-Position Manual Up/Down Control Potentiometer

Preliminary Technical Data

AD5228

FEATURES

- 32-Position Digital Potentiometer
- 10k, 50k, 100k Ω end-to-end terminal resistance
- Simple Manual Up/Down Push Button Control
- Built-in Adaptive De-bouncer
- Discrete Step Counts Up/Down
- Fast Scan Counts Up/Down 4 Steps Per Seconds
- Zeroscale/Midscale Selectable Preset
- Low Potentiometer Mode Tempco 5ppm/°C
- Low Rheostat Mode Tempco 35ppm/°C
- Internal Pull-Up Resistors
- Digital Control Compatible
- Low power, $I_{DD} = 5\mu A$ Max
- Low Operating Voltage, 2.7V to 5.5V
- Automotive Temperature Range -40°C to +105°C
- Compact Thin SOT23-8 (2.9 mm × 3 mm) package

APPLICATIONS

- Mechanical Potentiometers and Trimmers Replacements
- LCD Contrast, Brightness, and Backlight Controls
- Digital Volume Control
- Portable Devices Level Adjustments
- Electronics Front Panel Level Controls
- Programmable Power Supply

GENERAL DESCRIPTIONS

AD5228 is Analog Devices latest 32-Step Up/Down Control Digital Potentiometer¹ emulating mechanical potentiometer operation. Its simple up/down control interface allows manual control with just two external pushbutton switches. AD5228 designed with a built-in adaptive de-bouncer that ignores any invalid bounces due to the spring-load rebounce mechanism commonly found in pushbuttons during contact closure. The de-bouncer is adaptive that can accommodate variety of mechanical switches with irregular bouncing mechanisms.

In addition, AD5228 can be counted up and down in discrete step or in fast scanning mode. When the \overline{PU} or \overline{PD} button is briefly pressed and released, AD5228 resistance changes by one step. Repeat pressing and releasing the button change the numbers of steps accordingly. When \overline{PU} or \overline{PD} button is held continuously, the device will change to the fast scan mode after 1 second and count 4 steps per second thereafter.

In addition to manual control, AD5228 can be controlled digitally and its up/down control features simplify discrete logics or micro-

REV. Pr E 1/20/2004

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringements of patents or other rights of third parties, which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices

controller control. The up down inputs have internal pull-up resistors which ensure proper logic operation.

The AD5228 is available in compact thin SOT23-8 package. All parts are guaranteed to operate over the automotive temperature range of -40 °C to +105 °C.

AD5228 simple interface, small footprint, and very low cost enable it to be the potential replacements of mechanical potentiometers and trimmers with typically 3X improved resolution, solid-state reliability, and fast adjustment. These enhancements can result in considerable cost saving in end users' systems.

For users who consider EEMEM potentiometers, they may refer to some recommendations in the Applications Section.

FUNCTIONAL BLOCK DIAGRAMS



Figure 1. AD5228 Functional Block Diagrams

Table 1. Truth Table

PU	PD	Operation
0	0	R _{WB} and R _{WA} Do Not Change
0	1	R _{WB} Increment, R _{WA} Decrement
1	0	R _{WB} Decrement, R _{WA} Increment
1	1	R _{WB} and R _{WA} Do Not Change

Pin Configuration



Figure 2. AD5228 Package and Pin Configuration Note.1. The term digital potentiometer and RDAC are used interchangeably.

1

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106 U.S.A. Tel: 781/329-4700 World Wide Web Site: http://www.analog.com Fax: 781/326-8703 © Analog Devices, Inc., 2004

TABLE OF CONTENTS

Thermal Resistance......Error! Bookmark not defined. Pin Configurations And Functional Descriptions......Error! Bookmark not defined.

REVISION HISTORY

Revision PrC: Initial Version

Typical Performance Charac	cteristics Error! Bookmark not
defined.	
Theory of Operation	Error! Bookmark not defined.
Outline Dimensions	
ESD Caution	Error! Bookmark not defined.

AD5228

Table 2. ELECTRICAL CHARACTERISTICS 10k, 50k, 100k Ω VERSION (V_{DD} = +3V±10% or +5V±10%, V_A = +V_{DD}, V_B = 0V, -40°C < T_A

< +105°C unless otherwise noted.) Parameter Symbol Conditions Min Typ¹ Max Units DC CHARACTERISTICS RHEOSTAT MODE R_{WB}, V_A=NC Resistor Differential NL² R-DNL -1 ±0.25 LSB +1 Resistor Nonlinearity² R-INL R_{WB}, V_A=NC -1 ±0.5 LSB +1 Nominal resistor tolerance $\Delta R_{AB}/R_{AB}$ $T_A = 25^{\circ}C$ -30 30 % $(\Delta R_{AB}/R_{AB})/\Delta T$ ppm/°C Resistance Temperature Coefficient 35 Wiper Resistance R_W $I_W = V_{DD}/R, V_{DD} = 5V$ 120 200 Ω Wiper Resistance $I_{W} = V_{DD} / R, V_{DD} = 2.7 V$ Rw 200 400 Ω DC CHARACTERISTICS POTENTIOMETER DIVIDER MODE Resolution Ν 5 Bits Integral Nonlinearity³ INL -1 ±0.5 +1 LSB Differential Nonlinearity^{3,4} DNL -1 ±0.1 +1 LSB Voltage Divider Temp Coefficient $(\Delta V_W/V_W)/\Delta T$ Mid-scale 5 ppm/°C Full-Scale Error +16 Steps from Mid-scale (Full-scale) -2 -0.5 LSB **V**WFSE +0 Zero-Scale Error -16 Steps from Mid-scale (Zero-scale) LSB **V**_{WZSE} 0 +0.5+1 **RESISTOR TERMINALS** Voltage Range⁵ V_{A,B,W} 0 V V_{DD} Capacitance⁶ A, B f = 1 MHz, measured to GND, Mid-scale 45 рF $\mathsf{C}_{\mathsf{A},\mathsf{B}}$ Capacitance⁶ W f = 1 MHz, measured to GND, Mid-scale 60 CW pF Common Mode Leakage $V_A = V_B = V_W$ См 1 nA **PU & PD** INPUTS Input High VIH $V_{DD} = +5V$ 2.4 V Input Low $V_{DD} = +5V$ 0.8 V_{IL} V Input Current $V_{INI} = 0V \text{ or } +5V$ 1 μΑ III. Input Capacitance⁶ 5 рF CIL POWER SUPPLIES **Power Supply Range** +2.7 +5.5 V VDD $V_{DD} = +5V$ Supply Current Standby 5 IDD_STBY μΑ $V_{DD} = +5V$, \overline{PU} or \overline{PD} is held Supply Current Active 50 μΑ IDD_ACT $V_{IH} = +5V \text{ or } V_{IL} = 0V, V_{DD} = +5V$ Power Dissipation⁷ 25 μW P_{DISS} Power Supply Sensitivity PSS $V_{DD} = +5V \pm 10\%$ 0.05 0.15 %/% DYNAMIC CHARACTERISTICS^{6,9,10} **Built-in Debounce & Settling Time** 10 t_{DB} ms PU or PD is held Fast Scan Start Time t_{FSS} 1 s PU or PD is held **Fast Scan Time** 0.25 t_{FS} s $R_{AB} = 10k/50k/100k\Omega$, Mid-scale Bandwidth -3dB BW 600/X/Y kHz $V_A = 1Vrms + 2V dc$, $V_B = 2V DC$, f = 1KHz**Total Harmonic Distortion** THD_W 0.05 % **Resistor Noise Voltage** $R_{WB} = 5K\Omega, f = 1kHz$ nV•Hz e_{N WB} 14

NOTES:

Typicals represent average readings at +25°C, V₀₀ = +5V. Resistor position nonlinearity error R-INL is the deviation from an ideal value measured between the maximum resistance and the minimum resistance wiper positions. R-DNL measures the relative step 2 change from ideal between successive tap positions. Parts are guaranteed monotonic. See Figure X XX test circuit. INL and DNL are measured at V_w with the RDAC configured as a potentiometer divider similar to a voltage output D/A converter. V_A = V_{DD} and V_B = 0V.

3.

DNL specification limits of ±1LSB maximum are Guaranteed Monotonic operating conditions. See Figure XXX test circuit. Resistor terminals A,B,W have no limitations on polarity with respect to each other.

5

б. Guaranteed by design and not subject to production test. 7 P_{DISS} is calculated from (I_{DD} x V_{DD}). CMOS logic level inputs result in minimum power dissipation.

8. Bandwidth, noise and settling time are dependent on the terminal resistance value chosen. The lowest R value results in the fastest settling time and highest bandwidth. The highest R value result in the minimum overall power consumption.

All dynamic characteristics use $V_{DD} = +5V$.

See triming diagram for location of measured values. All input control voltages are specified with t_R=t_F=1ns(10% to 90% of V_{DD}) and timed from a voltage level of 1.6V. Switching characteristics are 10. measured using both $V_{DD} = +5V$.

Absolute Maximum Ratings

Table 3. AD5228 Absolute Maximum Ratings

Parameter	Rating
V _{DD} to GND	-0.3, +7V
V _A , V _B , V _W to GND	GND, V _{DD}
Maximum Current	
Iwb, Iwa Pulsed	±20mA
I_{WB} Continuous ($R_{WB} \le 1 \text{ k}\Omega$, A open) ¹	±5mA
I_{WA} Continuous ($R_{WA} \le 1 \ k\Omega$, B open) ¹	±5mA
Digital Input Voltage to GND	OV, V _{DD}
Operating Temperature Range	-40°C to +105°C
Maximum Junction Temperature (T, max)	150℃
Storage Temperature	-65°C to +150°C
Lead Temperature (Soldering, 10 – 30 sec)	245°C
Thermal Resistance ² θ_{JA} ,	230°C/W

¹Maximum terminal current is bounded by the maximum applied voltage across any two of the A, B, and W terminals at a given resistance, the maximum current handling of the switches, and the maximum power dissipation of the package. $V_{DD} = 5 V$.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition s above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Package Power Dissipation = (T_JMAX – T_A) / θ _{JA}

Pin Configurations And Functional Descriptions

1	PU	VDD	8
2	\overline{PD}	PRE	7
3	А	В	6
4	GND	W	5

Figure 3. SOT23-8

Table 3. Pin Function Descriptions			
Pin No.	Name	Description	
1	PU	Push Up Pin. Connect To External Push Button. Active Low	
2	PD	Push Down Pin. Connect To External Push Button. Active Low	
3	A	Resistor Terminal A. $GND \le V_A \le V_{DD}$	
4	GND	Common Ground	
5	W	Wiper Terminal W. $GND \le V_W \le V_{DD}$	
6	В	Resistor Terminal B. $GND \leq V_B \leq V_{DD}$	

7	PRE	Power On Preset. Tie to Ground for Mid- scale and V _{DD} for Zero-scale Presets. Do
		Not Let PRE Pin Floating
8	V _{DD}	Positive Power Supply, +2.7 V to +5.5 V

Interface Timing Diagram



Figure 4.Step Up R_{WB} in Discrete Steps

REV. Pr E 1/20/2004

PD FUB Figure 5. Step Down R_{WB} in Discrete Steps FU FU FU FU Figure 6. Step Up R_{WB} In Fast Scan Mode FD FU FVB FVB FVB

Figure 7. Step Down R_{WB} in Fast Scan Mode

AD5228

AD5228

OPERATION

The AD5228 is a 32-position manual up/down control digital potentiometer with selectable power on preset. AD5228 presets to Mid-scale when the PRE pin is tied to ground and Zero-scale when PRE is tied to V_{DD} . Floating the PRE pin is not allowed. The step up and step down operations require the manipulations of the \overline{PU} (push up) and \overline{PD} (push down) pins. These pins have internal pullup resistors that the \overline{PU} and \overline{PD} activate at low. The common practices are applying external pushbuttons or tactile switches as shown in Figure 8. Because of the spring load re-bounce mechanism in most pushbutton switches, a single pushbutton press can generate numerous bounces during the contact closure, see Figures 9 and 10.



30 Jun 2003

 Image: 20.20 %
 1

 Figure 9. Typical Pushbutton Switch Initial Bouncing



Figure 10. Typical Pushbutton Switch Tail Bouncing

AD5228 features adaptive de-bounce function, the de-bouncer works by monitoring and timing all the bounces. If the durations, between the bounces, are shorter than 10ms, the de-bouncer ignores the bounces and continues to look for the last bounce. When the off state after a bounce reaches 10ms, the de-bouncer will recognize it as the last bounce, therefore allows AD5228 to change the resistance by one step. The timing requirements are shown in Figures 4-7. The AD5228 de-bouncer is carefully designed that is capable to handle most standard pushbutton switches in the market.

Pressing the \overline{PU} or \overline{PD} button once increment or decrement R_{WB} by one step respectively. Repeat pressing these buttons separately and discretely for fast adjustment is allowed provided each press is not faster than 10ms (Fast video game players can achieve approximately 40ms per press). On the other hand, AD5228 comes with a fast scan feature such that when \overline{PU} or \overline{PD} button is held continuously, the fast scan mode is activated after 1 second and AD5228 will change the resistance 4 steps per second thereafter. The change will stop when it hits at either ends of the resistor string unless the opposite button is pressed. The timing informations given are based on the typical values which may vary ±30%.

When both \overline{PU} and \overline{PD} buttons are pressed simultaneously, the output will not change but it will change once one button is let go earlier than another.

RDAC UP/DOWN CTRL& DECODE

Figure 11. AD5228 Equivalent RDAC Circuit

PROGRAMMING THE DIGITAL POTENTIOMETERS Rheostat Operation

If only the W-to-B or W-to-A terminals are used as variable resistor, the unused terminal can be opened or shorted with W, such operation is called rheostat mode, Figure 12.



Figure 12. Rheostat Mode Configuration

The end-to-end resistance R_{AB} has 32 contact points accessed by the wiper terminal, plus the B terminal contact if R_{WB} is used. Pushing the \overline{PU} pin discretely increments R_{WB} by one step from B to W. The total resistance becomes Rs + Rw, see Figure 11. The change of resistance, R_{WB} can be determined by the number of discrete \overline{PU} executions provided its maximum and minimum settings are not reached. The R_{WB} can therefore be approximated as

$$\Delta R_{WB} = + \left(\overline{\mathsf{PU}} \cdot \frac{R_{AB}}{32} + R_{W} \right) \tag{1}$$

$$\Delta R_{WB} = -\left(\overline{\mathsf{PD}} \cdot \frac{R_{AB}}{32} + R_{W}\right) \tag{2}$$

where:

 $\overline{\text{PU}}$ is the number of Discrete Push Up Executions. $\overline{\text{PD}}$ is the number of Discrete Push Down Executions R_{AB} is the end-to-end resistance.

 R_W is the wiper resistance contributed by the on-resistance of the internal switch.

Similar to the mechanical potentiometer, the resistance of the RDAC between the wiper W and terminal A also produces a complementary resistance R_{WA} . When these terminals are used, the B-terminal can be opened or shorted to W. The R_{WA} can also be approximated if its maximum and minimum settings are not reached.

$$\Delta R_{WA} = -\left((32 - \overline{\mathsf{PU}})\frac{R_{AB}}{32} + R_{W}\right) \tag{3}$$

$$\Delta R_{WA} = + \left((32 - \overline{\mathsf{PD}}) \frac{R_{AB}}{32} + R_W \right) \tag{4}$$

Equations 1 to 4 do not apply when \overline{PU} and $\overline{PD} = 0$.

Since in the lowest end of the resistor string, a finite wiper resistance of 60Ω is present. Care should be taken to limit the current flow between W and B in this state to a maximum pulse current of no more than 20 mA. Otherwise, degradation or possible destruction of the internal switch contact can occur.

The typical distribution of the resistance tolerance from device to device is process lot dependent and is possible to have $\pm 30\%$ tolerance.

Potentiometer Mode Operation

If all three terminals are used, the operation is called the potentiometer mode. The most common configuration is the voltage divider operation, Figure 13.





The transfer function is:

$$\Delta V_W = \frac{\frac{P0}{32}R_{AB} + R_W}{R_{AB} + 2R_W}V_A \tag{5}$$

If we ignore the effect of the wiper resistance, the transfer function simplifies to

$$\Delta V_{W} = + \frac{\overline{\mathsf{PU}}}{32} V_{A}$$
(6)
$$\Delta V_{W} = - \frac{\overline{\mathsf{PD}}}{32} V_{A}$$
(7)

AD5228

AD5228

Unlike in rheostat mode operation where the absolute tolerance is high, potentiometer mode operation yields an almost ratio-metric function of $\overline{\text{PU}}/32$ or $\overline{\text{PD}}/32$ with a relatively small error contributed by the R_w terms, the tolerance effect is therefore almost cancelled. Although the thin film step resistor R_S and CMOS switches resistance R_w have very different temperature coefficients, the ratio-metric adjustment also makes the overall temperature coefficient effect reduced to 5ppm/°C except at low value codes where R_w dominates.

Potentiometer mode operations include others such as opamp input and feedback resistors network and other voltage scaling applications. A, W, and B terminals can in fact be input or output terminals and have no polarity constraint provided that $|V_{AB}|$, $|V_{WA}|$, and $|V_{WB}|$ do not exceed VDD-to-GND.

CONTROLLING INPUTS

All \overline{PU} and \overline{PD} inputs are protected with a series input resistor and parallel Zener ESD structure shown in Figure 14.



Figure 14. Equivalent ESD Protection in PU and PD Pins

Terminal Voltage Operation Range

The AD5228 is designed with internal ESD diodes for protection but they also set the voltage boundary of the terminal operating voltages. Positive signals present on terminal A, B, or W that exceeds V_{DD} will be clamped by the forward biased diode. There is no polarity constraint between V_A , V_W , and V_B but they cannot be higher than V_{DD} or lower than GND.



Figure 15. Maximum Terminal Voltages Set by V_{DD} and GND

Power-Up and Power-Down Sequences

Since there are ESD protection diodes that limit the voltage compliance at terminals A, B, and W (Figure 15), it is important to power V_{DD} before applying any voltage to terminals A, B, and W. Otherwise, the diodes will be forward biased such that V_{DD} will be powered unintentionally and may affect the rest of the users' circuit. Similarly, V_{DD} should be powered down last. The ideal power-up sequence is in the following order: GND, V_{DD} , digital inputs, and $V_{A/B/W}$. The order of powering V_A , V_B , V_W , and digital inputs is not important as long as they are powered after V_{DD} .

Layout and Power Supply Biasing

It is always a good practice to employ compact, minimum lead length layout design. The leads to the input should be as direct as possible with a minimum conductor length. Ground paths should have low resistance and low inductance.

Similarly, it is also good practice to bypass the power supplies with quality capacitors. Low ESR (Equivalent Series Resistance) 1 μ F to 10 μ F tantalum or electrolytic capacitors should be applied at the supplies to minimize any transient disturbance and filter low frequency ripple. Figure 16 illustrates the basic supply-bypassing configuration for the AD5228



Figure 16. Power Supply Bypassing

The ground pin of the AD5228 is a digital ground reference. To minimize the digital ground bounce, the AD5228 ground terminal should be joined remotely to the common ground, Figure 16.

AD5228

Applications

Constant Bias To Retain Resistance Setting

For users who consider EEMEM pots but cannot justify the additional cost for their designs, they may consider AD5228 as low cost alternatives. They may constantly bias the AD5228 with the supply to retain the resistance setting. AD5228 is designed specifically with low power in mind that allows power conservation even in the battery-operated systems. As shown in Figure 17, a similar low power digital pot is applied in a 3.4V 450mAhour Li-ion cellphone battery. The measurement shows that the device drains negligible power. Constantly bias the pot is not an impractical approach because most of the portable devices nowadays do not require detachable batteries for charging purpose. Although the resistance setting of AD5228 will be lost when the battery needs replacement, such event occurs infrequently that such inconvenience is justified for most applications. And when it happens, user should be provided with a mean to adjust the setting accordingly.



Figure 17. Battery Consumption Measurement.

AD5228

Outline Dimensions

Dimensions shown in inches and (mm)



Figure 18. 8-Lead Small Outline Transistor Package [Thin SOT-23] (UJ-8) Dimensions shown in millimeters

Table 1. Ordering Guide

Model ¹	R_{AB} (k Ω)	Temperature	Package Code	Package	Full Container	Brand
		Range		Description	Quantity	
AD5228BUJ10-R7	10	-40°C to +105°C	UJ	SOT23-8	3000	D3K
AD5228BUJ10	10	-40°C to +105°C	UJ	SOT23-8	250	D3K
AD5228BUJ50-R7	50	-40°C to +105°C	UJ	SOT23-8	3000	D3L
AD5228BUJ50	50	-40°C to +105°C	UJ	SOT23-8	250	D3L
AD5228BUJ100-R7	100	-40°C to +105°C	UJ	SOT23-8	3000	D3M
AD5228BUJ100	100	-40°C to +105°C	UJ	SOT23-8	250	D3M
AD5228EVAL	10				1	

1. Z=Pb Free Parts

The end-to-end resistance RAB is available in $10k\Omega$, $50k\Omega$, and $100k\Omega$. The final three characters of the part number determine the nominal resistance value, e.g., $10k\Omega = 10$.