

100-Pin TQFP Commercial Temp Industrial Temp

# 512K x 18, 256K x 36 ByteSafe™ 8Mb Sync Burst SRAMs

100 MHz-66 MHz 3.3 V V<sub>DD</sub> 3.3 V and 2.5 V I/O

### 1.11 9/2000Features

- FT pin for user-configurable flow through or pipelined operation
- Single Cycle Deselect (SCD) Operation
- IEEE 1149.1 JTAG-compatible Boundary Scan
- On-chip write parity checking; even or odd selectable
- 3.3 V + 10%/-5% core power supply
- 2.5 V or 3.3 V I/O supply
- LBO pin for Linear or Interleaved Burst mode
- Internal input resistors on mode pins allow floating mode pins
- Default to Interleaved Pipeline mode
- Byte Write  $(\overline{BW})$  and/or Global Write  $(\overline{GW})$  operation
- Common data inputs and data outputs
- · Clock Control, registered, address, data, and control
- Internal self-timed write cycle
- Automatic power-down for portable applications
- 100-lead TQFP package

		-11	-11.5	-100	-80	-66
Pipeline	tCycle	10 ns	10 ns	10 ns	12.5 ns	15 ns
3-1-1-1	$t_{KQ}$	4.0 ns	4.0 ns	4.0 ns	4.5 ns	5.0 ns
	$I_{DD}$	225 mA	225 mA	225 mA	200 mA	185 mA
Flow	t <sub>KQ</sub>	11 ns	11.5 ns	12 ns	14 ns	18 ns
Through	tCycle			15 ns		
2-1-1-1	$I_{DD}$	180 mA	180 mA	180 mA	175 mA	165 mA

## **Functional Description**

## **Applications**

The GS88118//36T is a 9,437,184-bit high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support.

#### Controls

Addresses, data I/Os, chip enables  $(\overline{E1}, E2)$ , address burst control inputs  $(\overline{ADSP}, \overline{ADSC}, \overline{ADV})$  and write control inputs  $(\overline{Bx}, \overline{BW}, \overline{GW})$  are synchronous and are controlled by a positive-edge-triggered clock input (CK). Output enable  $(\overline{G})$  and power down control (ZZ) are asynchronous inputs. Burst cycles can be initiated with either  $\overline{ADSP}$  or  $\overline{ADSC}$  inputs. In Burst mode, subsequent burst addresses are generated internally and are controlled by  $\overline{ADV}$ . The burst address

counter may be configured to count in either linear or interleave order with the Linear Burst Order (LBO) input. The Burst function need not be used. New addresses can be loaded on every cycle with no degradation of chip performance.

### Flow Through/Pipeline Reads

The function of the Data Output register can be controlled by the user via the  $\overline{FT}$  mode pin (Pin 14). Holding the  $\overline{FT}$  mode pin low places the RAM in Flow Through mode, causing output data to bypass the Data Output Register. Holding  $\overline{FT}$  high places the RAM in Pipeline mode, activating the rising-edge-triggered Data Output Register.

### SCD Pipelined Reads

The GS88118//36T is a SCD (Single Cycle Deselect) pipelined synchronous SRAM. DCD (Dual Cycle Deselect) versions are also available. SCD SRAMs pipeline deselect commands one stage less than read commands. SCD RAMs begin turning off their outputs immediately after the deselect command has been captured in the input registers.

### Byte Write and Global Write

Byte write operation is performed by using Byte Write enable  $(\overline{BW})$  input combined with one or more individual byte write signals (Bx). In addition, Global Write  $(\overline{GW})$  is available for writing all bytes at one time, regardless of the byte write control inputs.

## ByteSafe™ Parity Functions

The GS88118/36T features ByteSafe data security functions. See detailed discussion following.

#### Sleep Mode


Low power (Sleep mode) is attained through the assertion (high) of the ZZ signal, or by stopping the clock (CK). Memory data is retained during Sleep mode.

### Core and Interface Voltages

The GS88118//36T operates on a 3.3 V power supply, and all inputs/outputs are 3.3 V- and 2.5 V-compatible. Separate output power ( $V_{DDQ}$ ) pins are used to decouple output noise from the internal circuit.




GS88118 100-Pin TQFP Pinout






GS88136 100-Pin TQFP Pinout





## **TQFP Pin Description**

Pin Location	Symbol	Typ e	Description
37, 36	A0, A1	I	Address field LSBs and Address Counter preset Inputs
35, 34, 33, 32, 100, 99, 82, 81, 44, 45, 46, 47, 48, 49, 50, 92	A2-A17	I	Address Inputs
80	<b>A</b> 18	_	Address Inputs
63, 62, 59, 58, 57, 56, 53, 52 68, 69, 72, 73, 74, 75, 78, 79 13, 12, 9, 8, 7, 6, 3, 2 18, 19, 22, 23, 24, 25, 28, 29	DQA1-DQA8 DQB1-DQB8 DQC1-DQC8 DQD1-DQD8	I/O	Data Input and Output pins (x36 Version)
51, 80, 1, 30	DQA9, DQB9, DQc9, DQD9	I/O	Data Input and Output pins
58, 59, 62, 63, 68, 69, 72, 73, 74 8, 9, 12, 13, 18, 19, 22, 23, 24	DQa1–DQa9 DQb1–DQb9	I/O	Data Input and Output pins
51, 52, 53, 56, 57 75, 78, 79, 1, 2, 3, 6, 7 25, 28, 29, 30	NC	1	No Connect
16	DP	- 1	Parity Input; 1 = Even, 0 = Odd
66	QE	0	Parity Error Out; Open Drain Output
87	BW	_	Byte Write—Writes all enabled bytes; active low
93, 94	Ba, Bb	_	Byte Write Enable for DQA, DQB Data I/Os; active low
95, 96	Bc, Bo	_	Byte Write Enable for DQc, DQb Data I/Os; active low (x36 Version)
95, 96	NC		No Connect (x18 Version)
89	CK	- 1	Clock Input Signal; active high
88	GW		Global Write Enable—Writes all bytes; active low
98	<u>E</u> 1	_	Chip Enable; active low
97	E <sub>2</sub>	I	Chip Enable; active high
86	G	I	Output Enable; active low
83	ADV	Ι	Burst address counter advance enable; active low
84, 85	ADSP, ADSC	-	Address Strobe (Processor, Cache Controller); active low






Pin Location	Symbol	Typ e	Description
64	ZZ	ı	Sleep mode control; active high
14	FT	I	Flow Through or Pipeline mode; active low
31	LBO	I	Linear Burst Order mode; active low
38	TMS	I	Scan Test Mode Select
39	TDI	I	Scan Test Data In
42	TDO	0	Scan Test Data Out
43	TCK	I	Scan Test Clock
15, 41, 65, 91	$V_{DD}$	l	Core power supply
5,10,17, 21, 26, 40, 55, 60, 67, 71, 76, 90	$V_{SS}$	I	I/O and Core Ground
4, 11, 20, 27, 54, 61, 70, 77	$V_{\mathrm{DDQ}}$	I	Output driver power supply



## GS881881E18/36 Block Diagram



Note: Only x36 version shown for simplicity.


## ByteSafe™ Parity Functions

Rev: 1.11 9/2000 6/33 © 2000, Giga Semiconductor, Inc.



This SRAM includes a write data parity check that checks the validity of data coming into the RAM on write cycles. In Flow Through mode, write data errors are reported in the cycle following the data input cycle. In Pipeline mode, write data errors are reported one clock cycle later. (See **Write Parity Error Output Timing Diagram**.) The Data Parity Mode (DP) pin must be tied high to set the RAM to check for even parity or low to check for odd parity. Read data parity is not checked by the RAM as data. Validity is best established at the data's destination. The Parity Error Output is an open drain output and drives low to indicate a parity error. Multiple Parity Error Output pins may share a common pull-up resistor.

### Write Parity Error Output Timing Diagram



BPR 1999.05.18

### **Mode Pin Functions**

Mode Name	Pin Name	State	Function
Burst Order Control	LBO	L	Linear Burst
Burst Order Control	LBO	H or NC	Interleaved Burst
Output Register Control	FT	L	Flow Through
Output Register Control	FI	H or NC	Pipeline
Dawer Dawn Control	77	L or NC	Active
Power Down Control	ZZ	Н	Standby, I <sub>DD</sub> = I <sub>SB</sub>
ByteSafe Data Parity Control	DP	L	Check for Odd Parity
bytesale Data Parity Control	DP	H or NC	Check for Even Parity

Rev: 1.11 9/2000 7/33

© 2000, Giga Semiconductor, Inc.



Note:

There are pull-up devices on the  $\overline{LBO}$ , DP and  $\overline{FT}$  pins and a pull down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the default states as specified in the above table.

# **Burst Counter Sequences**

### **Linear Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	10	11	00
3rd address	10	11	00	01
4th address	11	00	01	10

Note: The burst counter wraps to initial state on the 5th clock.

### **Interleaved Burst Sequence**

	A[1:0]	A[1:0]	A[1:0]	A[1:0]
1st address	00	01	10	11
2nd address	01	00	11	10
3rd address	10	11	00	01
4th address	11	10	01	00

Note: The burst counter wraps to initial state on the 5th clock.

BPR 1999.05.18

## **Byte Write Truth Table**

Function	GW	BW	B <sub>A</sub>	Вв	Bc	Bo	Notes
Read	Н	Н	Χ	Х	Х	Χ	1
Read	Н	L	Н	Н	Н	Н	1
Write byte a	Н	L	L	Н	Н	Н	2, 3
Write byte b	Н	L	Н	L	Н	Н	2, 3
Write byte c	Н	L	Н	Н	L	Н	2, 3, 4
Write byte d	Н	L	Н	Н	Н	L	2, 3, 4
Write all bytes	Н	L	L	L	L	L	2, 3, 4
Write all bytes	L	Х	Х	Х	Х	Х	

- 1. All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
- 2. Byte Write Enable inputs BA, BB, Bc, and/or BD may be used in any combination with BW to write single or multiple bytes.
- 3. All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
- 4. Bytes "c" and "d" are only available on the x36 version.




## Synchronous Truth Table

Operation	Address Used	State Diagram Key <sup>5</sup>	<u>E</u> 1	<b>E2<sup>2</sup></b> (x36only)	ADSP	ADSC	ADV	W <sup>3</sup>	DQ <sup>4</sup>
Deselect Cycle, Power Down	None	Х	Н	Х	Х	L	Х	Х	High-Z
Deselect Cycle, Power Down	None	Х	L	F	L	Х	Χ	Χ	High-Z
Deselect Cycle, Power Down	None	Х	L	F	Н	L	Х	Х	High-Z
Read Cycle, Begin Burst	External	R	L	Т	L	Х	Х	Χ	Q
Read Cycle, Begin Burst	External	R	L	T	Н	L	Х	F	Q
Write Cycle, Begin Burst	External	W	L	T	Н	L	Х	T	D
Read Cycle, Continue Burst	Next	CR	Χ	Χ	Н	Н	L	F	Q
Read Cycle, Continue Burst	Next	CR	Н	Χ	Х	Н	L	F	Q
Write Cycle, Continue Burst	Next	CW	Χ	Χ	Н	Н	L	T	D
Write Cycle, Continue Burst	Next	CW	Н	Х	Χ	Н	L	T	D
Read Cycle, Suspend Burst	Current		Χ	Х	Н	Н	Н	F	Q
Read Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	F	Q
Write Cycle, Suspend Burst	Current		Χ	Х	Н	Н	Н	Т	D
Write Cycle, Suspend Burst	Current		Н	Х	Х	Н	Н	T	D

- X = Don't Care, H = High, L = Low.
- 2. For x36 Version, E = T (True) if E2 = 1; E = F (False) if E2 = 0.
- 3. W = T (True) and F (False) is defined in the Byte Write Truth Table preceding.
- 4.  $\overline{G}$  is an asynchronous input.  $\overline{G}$  can be driven high at any time to disable active output drivers.  $\overline{G}$  low can only enable active drivers (shown as "Q" in the Truth Table above).
- 5. All input combinations shown above are tested and supported. Input combinations shown in gray boxes need not be used to accomplish basic synchronous or synchronous burst operations and may be avoided for simplicity.
- 6. Tying ADSP high and ADSC low allows simple non-burst synchronous operations. See **BOLD** items above.
- 7. Tying ADSP high and ADV low while using ADSC to load new addresses allows simple burst operations. See *ITALIC* items above.



## **Simplified State Diagram**




### Notes:

- 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes  $\overline{G}$  is tied low.
- 2. The upper portion of the diagram assumes active use of only the Enable (E1and E2) and Write (BA, BB, Bc, BD, BW, and GW) control inputs, and that ADSP is tied high and ADSC is tied low.
- 3. The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and assumes ADSP is tied high and ADV is tied low.

Rev: 1.11 9/2000 10/33 © 2000, Giga Semiconductor, Inc.



# Simplified State Diagram with $\overline{G}$



### Notes:

- 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use of  $\overline{G}$ .
- 2. Use of "Dummy Reads" (Read Cycles with G High) may be used to make the transition from Read cycles to Write cycles without passing through a Deselect cycle. Dummy Read cycles increment the address counter just like normal Read cycles.
- 3. Transitions shown in grey tone assume  $\overline{G}$  has been pulsed high long enough to turn the RAM's drivers off and for incoming data to meet Data Input Set Up Time.

Rev: 1.11 9/2000 11/33 © 2000, Giga Semiconductor, Inc.



## **Absolute Maximum Ratings**

(All voltages reference to V<sub>SS</sub>)

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 4.6	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	–0.5 to V <sub>DD</sub>	V
V <sub>CK</sub>	Voltage on Clock Input Pin	-0.5 to 6	V
V <sub>I/O</sub>	Voltage on I/O Pins	$-0.5 \text{ to V}_{DDQ} + 0.5 \ (\le 4.6 \text{ V max.})$	V
V <sub>IN</sub>	Voltage on Other Input Pins	$-0.5 \text{ to V}_{DD} + 0.5 \ (\le 4.6 \text{ V max.})$	V
I <sub>IN</sub>	Input Current on Any Pin	+/-20	mA
I <sub>OUT</sub>	Output Current on Any I/O Pin	+/-20	mA
$P_{D}$	Package Power Dissipation	1.5	W
T <sub>STG</sub>	Storage Temperature	-55 to 125	οС
T <sub>BIAS</sub>	Temperature Under Bias	-55 to 125	οС

#### Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of this component.


## **Recommended Operating Conditions**

Parameter	Symbol	Min.	Тур.	Max.	Unit	Notes
Supply Voltage	$V_{DD}$	3.135	3.3	3.6	V	
I/O Supply Voltage	V <sub>DDQ</sub>	2.375	2.5	$V_{DD}$	V	1
Input High Voltage	V <sub>IH</sub>	1.7	_	V <sub>DD</sub> +0.3	V	2
Input Low Voltage	V <sub>IL</sub>	-0.3	_	0.8	V	2
Ambient Temperature (Commercial Range Versions)	T <sub>A</sub>	0	25	70	°C	3
Ambient Temperature (Industrial Range Versions)	T <sub>A</sub>	-40	25	85	°C	3


- Unless otherwise noted, all performance specifications quoted are evaluated for worst case at both 2.75 V ≤ V<sub>DDQ</sub> ≤ 2.375 V (i.e., 2.5 V I/O) and 3.6 V ≤ V<sub>DDQ</sub> ≤ 3.135 V (i.e., 3.3 V I/O), and quoted at whichever condition is worst case.
- 2. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
- 3. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.
- 4. Input Under/overshoot voltage must be  $-2 \text{ V} > \text{Vi} < \text{V}_{DD} + 2 \text{ V}$  with a pulse width not to exceed 20% tKC.



### **Undershoot Measurement and Timing**



### **Overshoot Measurement and Timing**



## Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>OUT</sub> = 0 V	6	7	pF

Note: These parameters are sample tested.

## **Package Thermal Characteristics**

Rating	Layer Board	Symbol	Max	Unit	Notes
Junction to Ambient (at 200 lfm)	single	$R_{\ThetaJA}$	40	°C/W	1,2
Junction to Ambient (at 200 lfm)	four	$R_{\ThetaJA}$	24	°C/W	1,2
Junction to Case (TOP)	_	$R_{\Theta JC}$	9	°C/W	3

- 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temperature air flow, board density, and PCB thermal resistance.
- 2. SCMI G-38-87
- 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1




### **AC Test Conditions**

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V
Output load	Fig. 1& 2

### Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as specified with output loading as shown in Fig. 1 unless otherwise noted.
- 3. Output Load 2 for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{OLZ}$  and  $t_{OHZ}$
- 4. Device is deselected as defined by the Truth Table.



### **DC Electrical Characteristics**

Parameter	Symbol	Test Conditions	Min	Max
Input Leakage Current (except mode pins)	I <sub>IL</sub>	V <sub>IN</sub> = 0 to V <sub>DD</sub>	–1 uA	1 uA
ZZ Input Current	I <sub>INZZ</sub>	$V_{DD} \ge V_{IN} \ge V_{IH}$ $0 \ V \le V_{IN} \le V_{IH}$	–1 uA –1 uA	1 uA 300 uA
Mode Pin Input Current	I <sub>INM</sub>	$V_{DD} \ge V_{IN} \ge V_{IL}$ $0 \ V \le V_{IN} \le V_{IL}$	−300 uA −1 uA	1 uA 1 uA
Output Leakage Current	I <sub>OL</sub>	Output Disable, V <sub>OUT</sub> = 0 to V <sub>DD</sub>	–1 uA	1 uA
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 2.375 \text{ V}$	1.7 V	_
Output High Voltage	V <sub>OH</sub>	$I_{OH} = -8 \text{ mA}, V_{DDQ} = 3.135 \text{ V}$	2.4 V	_
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8 mA	_	0.4 V



# **Operating Currents**

			-1	11	-11	1.5	-1	00	-8	80	-6	66	
Parameter	Test Conditions	Symbol	0 to 70°C	-40 to 85°C	Unit								
Operating	Device Selected; All other inputs	I <sub>DD</sub> Pipeline	225	235	225	235	225	235	200	210	185	195	mA
Current	Current $\geq V_{IH}$ or $\leq V_{IL}$ Output open		180	190	180	190	180	190	175	185	165	175	mA
Standby	ZZ ≥ V <sub>DD</sub> - 0.2V	I <sub>SB</sub> Pipeline	30	40	30	40	30	40	30	40	30	40	mA
Current	22 = V DD 0.2 V	I <sub>SB</sub> Flow-Thru	30	40	30	40	30	40	30	40	30	40	mA
Deselect	Device Deselected; All other inputs	I <sub>DD</sub> Pipeline	80	90	80	90	80	90	70	80	60	70	mA
Current	$\geq V_{\parallel}$ or $\leq V_{\parallel}$	I <sub>DD</sub> Flow-Thru	65	75	65	75	65	75	55	65	50	60	mA




## **AC Electrical Characteristics**

	Parameter	Symbol	-1	11	-1°	1.5	-1	00	-8	30	-6	66	Unit
	r ai ailietei	Syllibol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Ullit
	Clock Cycle Time	tKC	10	_	10	_	10	_	12.5	_	15	_	ns
Dinalina	Clock to Output Valid	tKQ	_	4.0	_	4.0	_	4.0	_	4.5	_	5	ns
Pipeline	Clock to Output Invalid	tKQX	1.5	_	1.5		1.5	_	1.5	_	1.5	_	ns
	Clock to Output in Low-Z	tLZ <sup>1</sup>	1.5	_	1.5	_	1.5	_	1.5	_	1.5	_	ns
	Clock Cycle Time	tKC	15.0	_	15.0	_	15.0	_	15.0	_	20	_	ns
Flow-	Clock to Output Valid	tKQ	_	11.0	_	11.5	_	12.0		14.0	_	18	ns
Thru	Clock to Output Invalid	tKQX	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock to Output in Low-Z	tLZ <sup>1</sup>	3.0	_	3.0	_	3.0	_	3.0	_	3.0	_	ns
	Clock HIGH Time	tKH	1.7	_	1.7	_	2	_	2	_	2.3	_	ns
	Clock LOW Time	tKL	2	_	2	_	2.2	_	2.2	_	2.5	_	ns
	Clock to Output in High-Z	tHZ <sup>1</sup>	1.5	4.0	1.5	4.2	1.5	4.5	1.5	4.5	1.5	4.8	ns
	G to Output Valid	tOE	_	4.0	_	4.2	_	4.5	_	4.5	_	4.8	ns
	G to output in Low-Z	tOLZ <sup>1</sup>	0	_	0	_	0	_	0	_	0	_	ns
	G to output in High-Z	tOHZ <sup>1</sup>	_	4.0	_	4.2	_	4.5	_	4.5	_	4.8	ns
	Setup time	tS	1.5	_	2.0	_	2.0	_	2.0	_	2.0	_	ns
	Hold time	tH	0.5	_	0.5	_	0.5	_	0.5	_	0.5	_	ns
	ZZ setup time	tZZS <sup>2</sup>	5	_	5	_	5	_	5	_	5	_	ns
	ZZ hold time	tZZH <sup>2</sup>	1	_	1	_	1	_	1	_	1	_	ns
	ZZ recovery	tZZR	20	_	20	_	20	_	20	_	20	_	ns

- 1. These parameters are sampled and are not 100% tested.
- 2. ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold times as specified above.




## Write Cycle Timing






## Flow Through Read Cycle Timing






## Flow Through Read-Write Cycle Timing






## **Pipelined SCD Read-Write Cycle Timing**






## **Pipelined SCD Read Cycle Timing**





## Sleep Mode Timing Diagram



## **Application Tips**

## Single and Dual Cycle Deselect

SCD devices force the use of "dummy read cycles" (read cycles that are launched normally but that are ended with the output drivers inactive) in a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in transitions from reads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings) but greater care must be exercised to avoid excessive bus contention.

## **JTAG Port Operation**

### Overview

The JTAG Port on this RAM operates in a manner consistent with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG), but does not implement all of the functions required for 1149.1 compliance. Some functions have been modified or eliminated because they can slow the RAM. Nevertheless, the RAM supports 1149.1-1990 TAP (Test Access Port) Controller architecture, and can be expected to function in a manner that does not conflict with the operation of Standard 1149.1 compliant devices. The JTAG Port interfaces with conventional TTL / CMOS logic level signaling.

## Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.



### JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	In	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	In	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

## **JTAG Port Registers**

#### Overview

The various JTAG registers, refered to as TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers are serial shift registers that capture serial input data on the rising edge of TCK and push serial data out on the next falling edge of TCK. When a register is selected it is placed between the TDI and TDO pins.

### **Instruction Register**

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

#### **Bypass Register**


The Bypass Register is a single-bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAMs JTAG Port to another device in the scan chain with as little delay as possible.

## **Boundary Scan Register**

Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. Two TAP instructions can be used to activate the Boundary Scan Register.



### **JTAG TAP Block Diagram**



### Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

### **ID Register Contents**

		Revi	ie ision ide	l	Not Used  I/O Configuration  GSI Technology JEDEC Vendor ID Code									Presence Register																		
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	1	10	9	8	7	6	5	4	3	2	1	0
х36	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1	0	1	1	0	0	1	1
x18	Χ	Χ	Χ	Χ	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	0	1	1	0	0	1	1

## **Tap Controller Instruction Set**

#### Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions, are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. Although the TAP controller in this device follows the 1149.1 conventions, it is not 1194.1-compliant because some of the mandatory instructions are not fully implemented. The TAP on this device may be used to monitor all input and I/O pads, but cannot be used to load address, data or control signals into the RAM or to preload the I/O buffers. This device will not perform EXTEST, INTEST or the SAMPLE/PRELOAD command.


When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired

Rev: 1.11 9/2000 © 2000, Giga Semiconductor, Inc.



instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

## **JTAG Tap Controller State Diagram**



### **Instruction Descriptions**

#### **BYPASS**

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE/PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins. Because the PRELOAD portion of the command is not implemented in this device, moving the controller to the Update-DR state with the SAMPLE / PRELOAD instruction loaded in the Instruction Register has the same effect as the Pause-DR command. This functionality is not Standard 1149.1-compliant.



#### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register, whatever length it may be in the device, is loaded with all logic 0s. EXTEST is not implemented in this device. Therefore, this device is not 1149.1-compliant. Nevertheless, this RAM's TAP does respond to an all zeros instruction, as follows. With the EXTEST (000) instruction loaded in the instruction register the RAM responds just as it does in response to the BYPASS instruction described above.

#### **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

#### SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

### RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

### **JTAG TAP Instruction Set Summary**

Instruction	Code	Description	Notes
EXTEST	000	Replicates BYPASS instruction. Places Bypass Register between TDI and TDO. This RAM does not implement 1149.1 EXTEST function. *Not 1149.1 Compliant *	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. This RAM does not implement 1149.1 PRELOAD function. *Not 1149.1 Compliant *	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.



## JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input High Voltage	V <sub>IHT</sub>	1.7	V <sub>DD</sub> +0.3	V	1, 2
Test Port Input Low Voltage	V <sub>ILT</sub>	-0.3	0.8	V	1, 2
TMS, TCK and TDI Input Leakage Current	I <sub>INTH</sub>	-300	1	uA	3
TMS, TCK and TDI Input Leakage Current	I <sub>INTL</sub>	-1	1	uA	4
TDO Output Leakage Current	I <sub>OLT</sub>	-1	1	uA	5
Test Port Output High Voltage	V <sub>OHT</sub>	2.4	_	V	6, 7
Test Port Output Low Voltage	V <sub>OLT</sub>	_	0.4	V	6, 8

#### Notes:


- 1. This device features input buffers compatible with both 3.3 V and 2.5 V I/O drivers.
- 2. Input Under/overshoot voltage must be  $-2 \text{ V} > \text{Vi} < \text{V}_{DD} + 2 \text{ V}$  with a pulse width not to exceed 20% tTKC.
- 3.  $V_{DD} \ge V_{IN} \ge V_{IL}$
- 4. 0  $V \le V_{IN} \le V_{IL}$
- 5. Output Disable,  $V_{OUT} = 0$  to  $V_{DD}$
- 6. The TDO output driver is served by the V<sub>DD</sub> supply.
- 7.  $I_{OH} = -4 \text{ mA}$
- 8.  $I_{OL} = +4 \text{ mA}$

## **JTAG Port AC Test Conditions**

Parameter	Conditions
Input high level	2.3 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	1.25 V
Output reference level	1.25 V

### Notes:


1. Include scope and jig capacitance.



\* Distributed Test Jig Capacitance



## **JTAG Port Timing Diagram**



## **JTAG Port AC Electrical Characteristics**

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	20	_	ns
TCK Low to TDO Valid	tTKQ	_	10	ns
TCK High Pulse Width	tTKH	10	_	ns
TCK Low Pulse Width	tTKL	10	_	ns
TDI & TMS Set Up Time	tTS	5	_	ns
TDI & TMS Hold Time	tTH	5	_	ns



# GS88118/36T TQFP Boundary Scan Register

Order	х36	x18	Pin
1	PH = 0	)	n/a
2	PH = 0	n/a	
3	<b>A</b> 10	44	
4	A11		45
5	<b>A</b> 12		46
6	<b>A</b> 13		47
7	A14		48
8	<b>A</b> 15		49
9	A16		50
10	x36 = DQA9	NC = 1	51
11	DQa8	NC = 1	52
12	DQ <sub>A</sub> 7	NC = 1	53
13	DQa6	NC = 1	56
14	DQa5	NC = 1	57
15	DQA4	DQa1	58
16	DQ <sub>A</sub> 3	DQ <sub>A2</sub>	59
17	DQa2	DQ <sub>A3</sub>	62
18	DQa1	DQA4	63
19	ZZ		64
20	QE		66
21	DQ <sub>B1</sub>	DQ <sub>A5</sub>	68
22	DQ <sub>B2</sub>	DQA6	69
23	DQ <sub>B3</sub>	DQ <sub>A</sub> 7	72
24	DQ <sub>B4</sub>	DQ <sub>A8</sub>	73
25	DQ <sub>B5</sub>	DQA9	74
26	DQ <sub>B6</sub>	NC = 1	75
27	DQ <sub>B7</sub>	NC = 1	78
28	DQ <sub>B8</sub>	NC = 1	79
29	x36 = DQ <sub>B9</sub>	<b>A</b> 18	80

Order	х36	х18	Pin
30	<b>A</b> 9	81	
31	<b>A</b> 8	82	
32	ADV		83
33	ADSP		84
34	ADSC		85
35	G		86
36	BW		87
37	GW		88
38	CK		89
39	PH = C		n/a
40	PH = C	)	n/a
41	<b>A</b> 17		92
42	Ва		93
43	Вв	94	
44	Bc	NC = 1	95
45	BD	NC = 1	96
46	E <sub>2</sub>		97
47	<u>E</u> 1		98
48	<b>A</b> 7		99
49	<b>A</b> 6		100
50	x36 = DQc9	NC = 1	1
51	DQc8	NC = 1	2
52	DQc7	NC = 1	3
53	DQc6	NC = 1	6
54	DQc5	NC = 1	7
55	DQc4	DQ <sub>B1</sub>	8
56	DQc3	DQ <sub>B2</sub>	9
57	DQc2	DQ <sub>B3</sub>	12
58	DQc1	DQ <sub>B4</sub>	13


Order	x36 x18		Pin
59	FT		14
60	DP		16
61	PH = 1		n/a
62	DQ <sub>D1</sub>	DQ <sub>B5</sub>	18
63	DQ <sub>D2</sub>	DQ <sub>B6</sub>	19
64	DQ <sub>D3</sub>	DQ <sub>B7</sub>	22
65	DQ <sub>D4</sub>	DQ <sub>B8</sub>	23
66	DQ <sub>D5</sub>	DQ <sub>B9</sub>	24
67	DQ <sub>D6</sub>	NC = 1	25
68	DQ <sub>D7</sub>	NC = 1	28
69	DQ <sub>D8</sub>	NC = 1	29
70	x36 = DQD9	NC = 1	30
71	LBO		31
72	<b>A</b> 5		32
73	<b>A</b> 4	33	
74	<b>A</b> 3	34	
75	A2		35
76	A1		36
77	A <sub>0</sub>		37
78	PH = 0		n/a

BPR 1999.08.11

- 1. The Boundary Scan Register contains a number of registers that are not connected to any pin. They default to the value shown at reset.
- 2. Registers are listed in exit order (i.e. Location 1 is the first out of the TDO pin.
- 3. NC = No Connect, NA = Not Active, PH = Place Holder (No associated pin)



# Output Driver Characteristics




BPR 1999.05.18


Rev: 1.11 9/2000 30/33 © 2000, Giga Semiconductor, Inc.



# **TQFP Package Drawing**

Symbol	Description	Min.	Nom.	Max
A1	Standoff	0.05	0.10	0.15
A2	Body Thickness	1.35	1.40	1.45
b	Lead Width	0.20	0.30	0.40
С	Lead Thickness	0.09	_	0.20
D	Terminal Dimension	21.9	22.0	22.1
D1	Package Body	19.9	20.0	20.1
Е	Terminal Dimension	15.9	16.0	16.1
E1	Package Body	13.9	14.0	14.1
е	Lead Pitch	_	0.65	_
L	Foot Length	0.45	0.60	0.75
L1	Lead Length	_	1.00	_
Y	Coplanarity	_	_	0.10
θ	Lead Angle	0°	_	7°





#### Notes:

- 1. All dimensions are in millimeters (mm).
- 2. Package width and length do not include mold protrusion.

BPR 1999.05.18



## Ordering Information for GSI Synchronous Burst RAMs

Org	Part Number <sup>1</sup>	Type Package		Speed <sup>2</sup> (MHz/ns)	T <sub>A</sub> <sup>3</sup>	Status
514K x 18	GS88118T-11	ByteSafe Pipeline/Flow Through	TQFP	100/11	С	
514K x 18	GS88118T-11.5	ByteSafe Pipeline/Flow Through	TQFP	100/11.5	С	
514K x 18	GS88118T-100	ByteSafe Pipeline/Flow Through	TQFP	100/12	С	
514K x 18	GS88118T-80	ByteSafe Pipeline/Flow Through	TQFP	80/14	С	
514K x 18	GS88118T-66	ByteSafe Pipeline/Flow Through	TQFP	66/18	С	
256K x 36	GS88136T-11	ByteSafe Pipeline/Flow Through	TQFP	100/11	С	
256K x 36	GS88136T-11.5	ByteSafe Pipeline/Flow Through	TQFP	100/11.5	С	
256K x 36	GS88136T-100	ByteSafe Pipeline/Flow Through	ByteSafe Pipeline/Flow Through TQFP 100/12		С	
256K x 36	GS88136T-80	ByteSafe Pipeline/Flow Through TQFP		80/14	С	
256K x 36	GS88136T-66	ByteSafe Pipeline/Flow Through	TQFP	66/18	С	
514K x 18	GS88118T-11I	ByteSafe Pipeline/Flow Through	TQFP	100/11	ı	
514K x 18	GS88118T-11.5I	ByteSafe Pipeline/Flow Through	TQFP	100/11.5	)/11.5 I	
514K x 18	GS88118T-100I	ByteSafe Pipeline/Flow Through	TQFP	100/12	1	
514K x 18	GS88118T-80I	ByteSafe Pipeline/Flow Through	TQFP	80/14	I	
514K x 18	GS88118T-66I	ByteSafe Pipeline/Flow Through	TQFP	66/18	1	
256K x 36	GS88136T-11I	ByteSafe Pipeline/Flow Through	TQFP	100/11	1	
256K x 36	GS88136T-11.5I	ByteSafe Pipeline/Flow Through				
256K x 36	GS88136T-100I	ByteSafe Pipeline/Flow Through	ByteSafe Pipeline/Flow Through TQFP 100/12 I			
256K x 36	GS88136T-80I	ByteSafe Pipeline/Flow Through	TQFP	FP 80/14 I		
256K x 36	GS88136T-66I	ByteSafe Pipeline/Flow Through	TQFP	66/18	66/18 I	

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS88118TT.
- 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow Through mode-selectable by the user.
- 3.  $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$
- 4. GSI offers other versions this type of device in many different configurations and with a variety of different features, only some of which are covered in this data sheet. See the GSI Technology web site (<a href="www.gsitechnology.com">www.gsitechnology.com</a>) for a complete listing of current offerings.



# **Revision History**

DS/DateRev. Code: Old; New	Types of Changes Format or Content	Page;Revisions;Reason
<b>GS88118/36T</b> Rev1.04h 5/ 1999:	Format/Typos	<ul> <li>Last Page/Fixed "GSGS" in Ordering Information Note.</li> <li>Fromatted Pin Outs and Pin Description to new small caps.</li> <li>Formatted Block diagrams to new small caps.</li> <li>Formatted Timing Diagrams to new small caps.</li> <li>Changed "Flow thru" to "Flow Through" in Timing Diagrams.</li> <li>Boundary Scan Register/Formatted to new small caps.</li> <li>Package Diagram/Changed "Dimesion" to "Dimension".</li> </ul>
1.05 9/19991	Content	<ul> <li>5/Fixed pin description table to match pinouts.</li> <li>Pin Description/Changed chip enables to match pins.</li> <li>Pin Description/Changed pin 80 from NC to Address Input.</li> <li>Pin Description/Rearranged Address Inputs to match order of Pinout</li> <li>Package Diagram/Changed Dimension D Max from 20.1 to 22.1</li> </ul>
<b>GS88118/36T</b> 1.05 9/ 1999I;1.06 11/1999J	Content	<ul> <li>Took out wrong Pinout on page 2 (256K x 32).</li> <li>First Release of 880 F.</li> </ul>
<b>GS88118/36T</b> 1.06 11/ 1999J;1.06 11/1999K	content	Changed Bump 3C to 4L on first page to correspond SCD pin in BGA pinout.
<b>GS88118/36T</b> 1.06 11/ 1999K <b>88118/36T</b> 1.07 1/ 2000L	Content	<ul> <li>Changed order of TQFP Address Inputs to match pinout.</li> <li>Changed order of TQFP DATA Input and Output pins to match pinout.</li> <li>New GSI Logo.</li> </ul>
GS88118/36T1.07 1/2000M; GS88118/36T1.08 3/2000N;	Content	Changed all speed bin information (headings, references, tables, ordering info) to reflect 150 - 80Mhz
GS88118/36T1.08 3/2000N; GS88118/36T1.09 3/2000O;	Content	Corrections to AC Electrical Characteristics Table -     Fixed Boundary Scan Register Added Pin 29
8818 NGS88118/36T1.09 3/ 2000O; 8811836_r1_10	Content/Format	<ul> <li>Removed 150 MHz speed bin</li> <li>Changed 133 MHz and 117 MHz speed bins to 11 ns and 11.5 ns (100 MHz) numbers</li> <li>Updated format to comply with Technical Publications standards</li> </ul>
88118_r1_10; 88118_r1_11	Content	Updated Capitance table—removed Input row and changed Output row to I/O