

RISC FLOATING POINT ACCELERATOR (FPA)

IDT79R3010A

FEATURES:

- Hardware Support of Single- and Double-Precision Operations:
 - Floating-Point Add
 - Floating-Point Subtract
 - Floating-Point Multiply
 - Floating-Point Divide
 - --- Floating-Point Comparisons
 - Floating-Point Conversions
- Sustained performance:
 - 11 MFLOPS single precision LINPACK
 - 7.3 MFLOPS double precision LINPACK
- 16.7MHz through 40 MHz operation
- Direct, high-speed interface with IDT79R3000A and IDT79R3001 Processor
- Supports Full Conformance With IEEE 754-1985 Floating-Point Specification
- Full 64-bit operation using sixteen 64-bit data registers
- High-speed CEMOS™ technology
- Military product compliant to MIL-STD-883, Class B
- 32-bit status/control register providing access to all IEEE-Standard exception handling

- Load/store architecture allows data movement directly between FPA and memory or between CPU and FPA
- Overlapped operation of independent floating point ALUs
- Fully pin-compatible with IDT79R3010/IDT79R3010L

DESCRIPTION:

The IDT79R3010A Floating-Point Accelerator (FPA) operates in conjunction with the IDT79R3000A Processor and extends the IDT79R3000A's instruction set to perform arithmetic operations on values in floating-point representations. The IDT79R3010A FPA, with associated system software, fully conforms to the requirements of ANSI/IEEE Standard 754-1985, "IEEE Standard for Binary Floating-Point Arithmetic." In addition, the architecture fully supports the standard's recomendations.

This data sheet provides an overview of the features and architecture of the 79R3010A FPA. A more detailed description of the operation of the device is incorporated in the "R3000A Family Hardware User's Manual," and a more detailed architectural overview is provided in the "mips RISC Architecture" book, both available from IDT.





Figure 1. IDT79R3010A Functional Block Diagram

CEMOS is a trademark of Integrated Device Technology, Inc.

IDT79R3010A FPA REGISTERS

The IDT79R3010A FPA provides 32 general purpose 32bit registers, a Control/Status register, and a Revision Identification register. The tightly-coupled coprocessor interface causes the register resources of the FPA to appear to the systems programmers as an extension of the CPU internal registers. The FPA registers are shown in Figure 2.

General Purpose Registers (FGR/FPR)






Figure 2. IDT79R3010A FPA Registers

Floating-point coprocessor operations reference three types of registers:

- · Floating-Point Control Registers (FCR)
- Floating-Point General Registers (FGR)
- Floating-Point Registers (FPR)

Floating-Point General Registers (FGR)

There are 32 Floating-Point General Registers (FGR) on the FPA. They represent directly-addressable 32-bit registers, and can be accessed by Load. Store, or Move Operations.

Floating-Point Registers (FPR)

The 32 FGRs described in the preceding paragraph are also used to form sixteen 64-bit Floating-Point Registers (FPR). Pairs of general registers (FGRs), for example FGR0 and FGR1 (refer to Figure 2) are physically combined to form a single 64-bit FPR. The FPRs hold a value in either single-or double-precision floating-point format. Double-precision format FPRs are formed from two adjacent FGRs.

Floating-Point Control Registers (FCR)

There are 2 Floating-Point Control Registers (FCR) on the FPA. They can be accessed only by Move operations and include the following:

- Control/Status register, used to control and monitor exceptions, operating modes, and rounding modes;
- Revision register, containing revision information about the FPA.

COPROCESSOR OPERATION

The FPA continually monitors the IDT79R3000A processor instruction stream. If an instruction does not apply to the coprocessor, it is ignored; if an instruction does apply to the coprocessor, the FPA executes that instruction and transfers necessary result and exception data synchronously to the IDT79R3000A main processor.

The FPA performs three types of operations:

- · Loads and Stores:
- Moves:
- Two- and three-register floating-point operations.

Load, Store, and Move Operations

Load, Store, and Move operations move data between memory or the IDT79R3000A Processor registers and the IDT79R3010A FPA registers. These operations perform no format conversions and cause no floating-point exceptions. Load, Store, and Move operations reference a single 32-bit word of either the Floating-Point General Registers (FGR) or the Floating-Point Control Registers (FCR).

Floating-Point Operations

The FPA supports the following single- and double-precision format floating-point operations:

- Add
- Subtract
- Multiply
- Divide
- Absolute Value
- Move
- Negate
- Compare

In addition, the FPA supports conversions between singleand double-precision floating-point formats and fixed-point formats.

The FPA incorporates separate Add/Subtract, Multiply, and Divide units, each capable of independent and concurrent operation. Thus, to achieve very high performance, floating point divides can be overlapped with floating point multiplies and floating point additions. These floating point operations occur independently of the actions of the CPU, allowing further overlap of integer and floating point operations. Figure 3 illustrates an example of the types of overlap permissible.




Figure 3. Examples of Overlapping Floating Point Operation

Exceptions

The IDT79R3010A FPA supports all five IEEE standard exceptions:

- Invalid Operation
- Inexact Operation
- · Division by Zero
- Overflow
- Underflow

The FPA also supports the optional, Unimplemented Operation exception that allows unimplemented instructions to trap to software emulation routines.

The FPA provides precise exception capability to the CPU; that is, the execution of a floating point operation which generates an exception causes that exception to occur at the CPU instruction which caused the operation. This precise exception capability is a requirement in applications and languages which provide a mechanism for local software exception handlers within software modules.

INSTRUCTION SET OVERVIEW

All IDT79R3010A instructions are 32 bits long and they can be divided into the following groups:

- Load/Store and Move instructions move data between memory, the main processor and the FPA general registers.
- Computational instructions perform arithmetic operations on floating point values in the FPA registers.
- Conversion instructions perform conversion operations between the various data formats.
- Compare instructions perform comparisons of the contents of registers and set a condition bit based on the results. The result of the compare operation is output on the FpCond output of the FPA, which is typically used as CpCond1 on the CPU for use in coprocessor branch operations.

Table 1 lists the instruction set of the IDT79R3010A FPA.

OP	Description	OP	Description
OP LWC1 SWC1 MTC1 MFC1 CTC1 CFC1	Load/Store/Move Instructions Load Word to FPA Store Word from FPA Move Word to FPA Move Word from FPA Move Control word to FPA Move Control word from FPA Conversion Instructions	ADD.fmt SUB.fmt MUL. fmt DIV.fmt ABS.fmt MOV.fmt NEG.fmt	Computational Instructions Floating-point Add Floating-point Subtract Floating-point Multiply Floating-point Divide Floating-point Absolute value Floating-point Move Floating-point Negate Compare Instructions
CVT.S.fmt CVT.D.fmt CVT.W.fmt	Floating-point Convert to Single FP Floating-point Convert to Double FP Floating-point Convert to fixed-point	C.cond.fmt	Floating-point Compare

Table 1. IDT79R3010A Instruction Summary

ID79R3010 PIPELINE ARCHITECTURE

The IDT79R3010A FPA provides an instruction pipeline that parallels that of the IDT79R3000A processor. The FPA, however, has a 6-stage pipeline instead of the 5-stage pipeline of the IDT79R3000: the additional FPA pipe stage is used to provide efficient coordination of exception responses between the FPA and main processor.

The execution of a single IDT79R3010A instruction consists of six primary steps:

- IF—Instruction Fetch. The main processor calculates the insruction address required to read an instruction from the I-Cache. No action is required of the FPA during this pipe stage since the main processor is responsible for address generation.
- RD—The instruction is present on the data bus during phase 1 of this pipe stage and the FPA decodes the

- instruction on the bus to determine if it is an instruction for the FPA.
- 3) ALU—If the instruction is an FPA instruction, instruction execution commences during this pipe stage.
- 4) MEM—If this is a coprocessor load or store instruction, the FPA presents or captures the data during phase 2 of this pipe stage.
- WB—The FPA uses this pipe stage solely to deal with exceptions.
- FWB—The FPA uses this stage to write back ALU results to its register file. This stage is the equivalent of the WB stage in the IDT79R3000A main processor.

Each of these steps requires approximately one FPA cycle as shown in Figure 3 (parts of some operations spill over into another cycle while other operations require only 1/2 cycle).

INSTRUCTION EXECUTION




Figure 4. IDT79R3010A Instruction Summary




Figure 5. IDT79R3010A Instruction Pipeline

The IDT79R3010A uses a 6-stage pipeline to achieve an instruction execution rate approaching one instruction per FPA cycle. Thus, execution of six instructions at a time are overlapped as shown in Figure 5.

This pipeline operates efficiently because different FPA resources (address and data bus accesses, ALU operations, register accesses, and so on) are utilized on a non-interfering basis.

PACKAGE THERMAL SPECIFICATIONS

The IDT79R3010A utilizes special packaging techniques to improve both the thermal and electrical characteristics of the floating point accelerator.

In order to improve the electrical characteristics of the device, the package is constructed using multiple signal planes, including individual power planes and ground planes to reduce noise associated with high-frequency TTL parts.

In order to improve the thermal characteristics of the floating point accelerator, the device is housed using cavity down packaging for the flatpack and the PGA (the J-bend CerQuad is cavity up). In addition, these packages incorporate a copper-tungsten thermal slug designed to efficiently transfer heat from the die to the case of the package, and thus effectively lower the thermal resistance of the package. The use of an additional external heat sink affixed to the package thermal slug further decreases the effective thermal resistance of the package.

The case temperature may be measured in any environment to determine whether the device is within the specified operating range. The case temperature should be measured

at the center of the top surface opposite the package cavity (the package cavity is the side where the package lid is mounted)

The equivalent allowable ambient temperature, TA, can be calculated using the thermal resistance from case to ambient (Øca) for the given package. The following equation relates ambient and case temperature:

 $TA = TC - P^* \varnothing Ca$

where P is the maximum power consumption, calculated by using the maximum Icc from the DC Electrical Characteristic


Typical values for Øca at various airflows are shown in Table 2 for the various CPU packages.

		Airflow - (ft/min)						
	0	200	400	600	800	1000		
Øca (84-PGA)	22	8	3	2	1.5	1.0		
Øca (84-Flatpack)	22	9	4	3	2	1.5		
Øca (84-CerQuad)	25	17	12	8	7	6		

2972 thi 02

Table 2. Thermal Resistance (Oca) at Various Airflows

PIN CONFIGURATION⁽¹⁾ (Top View)



NOTE:

Reserved pins must not be connected.


PIN CONFIGURATION⁽¹⁾ (Ceramic, Cavity Down) – BOTTOM VIEW

м	Vss	Vcc	Data 17	DataP	Vss	FP Cond	FPInt	Vss	Run	Rsrvd 1	Vcc	Vss
Ĺ	Data 21	Data 20	Data 18	Data 16	Vcc	FPBusy	Excep- tion	Voc	Rsrvd 2	FP Present	Data 15	Data 14
к	Vss	Vcc	Data 19								Voc	Vss
J	Data 23	Data 22									Data 13	Data 12
н	Data 24	DataP 2		84-Pin Ceramic Pin Grid Array								Data 10
G	Data 26	Data 25										Vss
F	Vss	Vcc									Data 8	Data 9
Ė	Data 27	Data 28									Data 7	DataP 0
D	Data 29	Data 30									Data 5	Data 6
С	Vss	Vcc	Clk2x Rd							Data 2	Vcc	Vss
В	<u>Fp</u> Sysin	Data 31	DataP 3	Vcc	Clk2x Sys	Vcc	Clk2x Phi	Vcc	PIIOn	Data 1	Data 3	Data 4
Α	Vss	Vα	FpSys Out	Vss	Clk2x Smp	Vss	Reset	Vss	FP Sync	Data 0	Vcc	Vss
	1	2	3	4	5	6	7	8	9	10	11	12
											28	73 drw 07

NOTE:

^{1.} Reserved pins must not be connected.

PIN CONFIGURATION⁽¹⁾ 84-L QUAD FLATPACK (CAVITY DOWN) TOP VIEW



NOTE:

1. Reserved pins must not be connected

PIN DESCRIPTIONS

Pin Name	l⁄O	Description
Data (0-31)	1/0	A multiplexed 32-bit bus used for instruction and data transfers on phase 1 and phase 2, respectively.
DataP (0-3)	0	A 4-bit bus containing even parity over the data bus. Parity is generated by the FPA on stores.
Run	-	Input to the FPA which indicates whether the processor-coprocessor system is in the run or stall state.
Exception	1	Input to the FPA which indicates exception related status information.
FpBusy	0	Signal to the CPU indicating a request for a coprocessor busy stall.
FpCond	0	Signal to the CPU indicating the result of the last comparision operation.
Fpint	0	Signal to the CPU indicating that a floating-point exception has occured for the current FPA instruction.
Reset	_	Synchronous initialization input used to distinguish the processor-FPA synchronization period from the execution period. Reset must be synchronized by the leading edge of SysOut from the CPU.
PIIOn	ł	Input which during the reset period determines whether the phase lock mechanism is enabled and during the execution period determines the output timing model.
FpPresent	0	Output which is pulled to ground through an impedance of approximately 0.5k ohms. By providing an external pullup on this line, an indication of the presence or absence of the FPA can be obtained.
Clk2xSys	1	A double frequency clock input used for generating FpSysOut.
Clk2xSmp	1	A double frequency clock input used to determine the sample point for data coming in to the FPA.
Clk2xRd	ı	A double frequency clock input used to determine the disable point for the data drivers.
Clk2xPhi	1	A double frequency clock input used to determine the position of the internal phases, phase 1 and phase 2.
FpSysOut	0	Synchronization clock from the FPA.
FpSysIn	-	Input used to receive the synchronization clock from the FPA.
FpSync	ı	Input used to receive the synchronization clock from the CPU.

ABSOLUTE MAXIMUM RATINGS(1, 3)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TA, TC	Operating Temperature	0 to +70 ⁽⁴⁾ (Ambient) 0 to +90 ⁽⁵⁾ (Case)	-55 to +125 (Case)	°C
TBIAS	Case Temperature Under Bias	-55 to +125 ⁽⁴⁾ 0 to +90 ⁽⁵⁾	-65 to +135	°C
Tsrg	Storage Temperature	-55 to +125	-65 to +155	°C
lin	Input Voltage	0.5 to +7.0	-0.5 to +7.0	٧

2873 Ibi 04

NOTE:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
 may cause permanent damage to the device. This is a stress rating only
 and functional operation of the device at these or any other conditions
 above those indicated in the operational sections of this specification is not
 implied. Exposure to absolute maximum rating conditions for extended
 periods may affect reliability.
- Vin minimum = -3.0V for pulse width less than 15ns.
 Vin should not exceed Vcc +0.5 Volts.
- Not more than one output should be shorted at a time. Duration of the short should not exceed 30 seconds.
- 4. 16-33 MHz only.
- 5. 37-40 MHz only.

AC TEST CONDITIONS

Symbol	Parameter	Min.	Max.	Unit
Vн	Input HIGH Voltage	3.0	1	٧
VIL	Input LOW Voltage	_	0.4	٧
ViHS	Input HIGH Voltage	3.5	_	V
Vils	Input LOW Voltage	_	0.4	٧
VIHC	Input HIGH Voltage	4.0		٧
VILC	Input LOW Voltage		0.4	٧


2873 tbl 05

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Temperature	GND	Vcc
Military	-55°C to +125°C (Case)	ov	5.0 ±10%
Commercial 16-33 MHz	0°C to +70°C (Ambient)	ov	5.0 ±5%
Commercial 37-40 MHz	0°C to +90°C (Case)	ov	5.0 ±5%

2873 tbl 06

OUTPUT LOADING FOR AC TESTING



DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010A COMMERCIAL TEMPERATURE RANGE (TA = 0°C to + 70°C, Vcc = + 5.0 V ± 5%)

	-		16.6	16.67 MHz		20.0 MHz	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min, IoH = -4mA	3.5	-	3.5		٧
Vol	Output LOW Voltage	Vcc = Min, lot = 4mA	_	0.4	_	0.4	٧
VOLFP	Output LOW Voltage ⁽⁵⁾	Vcc = Min, lot = 1.5mA		0.5	_	0.5	V
VIH	Input HIGH Voltage ⁽⁶⁾		2.0	_	2.0	-	٧
VIL	Input LOW Voltage(1)		_	0.8	_	0.8	٧
ViHs	Input High Voltage(2,6)		3.0	_	3.0	_	٧
Vils	Input LOW Voltage(1,2)		_	0.4	_	0.4	٧
VIHC	Input HIGH Voltage(4,6)		4.0	_	4.0	_	٧
Vilc	Input LOW Voltage(1.4)			0.4	_	0.4	٧
Cin	Input Capacitance ⁽⁷⁾			10		10	pF
Cout	Output Capacitance ⁽⁷⁾		_	10		10	рF
lcc	Operating Current	Vcc = 5.0V, Ta = 70°C	_	525	_	600	mA
lін	Input HIGH Leakage ⁽³⁾	VIH = VCC	_	100		100	μА
lı∟	Input LOW Leakage ⁽³⁾	VIL = GND	-100	_	100	_	μА
loz	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	μA

2873 Ibi 07

2873 tbl 08

DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE COMMERCIAL TEMPERATURE RANGE (TA = 0°C to + 70°C, Vcc = + 5.0 V ± 5%)

			25.0	MHz	33.33 MHz		Unit
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min, lon = -4mA	3.5		3.5	-	V
Vol	Output LOW Voltage	Vcc = Min, lot = 4mA	_	0.4	_	0.4	V
VOLFP	Output LOW Voltage ⁽⁵⁾	Vcc = Min, loL = 1.5mA	_	0.5		0.5	V
ViH	Input HIGH Voltage ⁽⁶⁾		2.0	_	2.0	_	V
VIL	Input LOW Voltage(1)			0.8	_	0.8	V
ViHS	Input High Voltage ^(2,6)		3.0		3.0	_	V
Vils	Input LOW Voltage(1,2)			0.4	_	0.4	V
VIHC	Input HIGH Voltage(4,6)		4.0	_	4.0		V
VILC	Input LOW Voltage(1,4)			0.4	_	0.4	٧
CIN	Input Capacitance(7)			10	_	10	ρF
Cout	Output Capacitance ⁽⁷⁾		_	10	_	10	pF
lcc	Operating Current	Vcc = 5.0V, Ta = 70°C		650		700	mA
łн	Input HIGH Leakage ⁽³⁾	VIH = VCC	-	100		100	μΑ
lı.	Input LOW Leakage ⁽³⁾	VIL = GND	-100	_	-100	_	μА
loz	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	μА

5.3

NOTES:

- 1. VIL Min. = -3.0V for pulse width less than 15ns. VIL should not fall below -0.5V for larger periods.
- 2. ViHs and ViLs apply to Clk2xSys, Clk2xSmp, Clk2xRd, Clk2xPhi, FpSysin, FpSync and Reset.
- NHS and Vitca apply to he clock inputs.

 VIHC and Vitca apply to Run, PIOn and Exception.

 VOLFP applies to the FPPresent pin only.

- 6. ViH and ViHs should not be held above Vcc + 0.5 Volts.
- 7. Guaranteed by design.

DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE COMMERCIAL TEMPERATURE RANGE (Tc = 0°C to + 90°C, Vcc = + 5.0 V ± 5%)

			37 1	VIHz	40 MHz		Unit
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	701111
Vон	Output HIGH Voltage	Vcc = Min, IoH = -4mA	3.5	-	3.5	-	٧
Vol	Output LOW Voltage	Vcc = Min, lot = 4mA	-	0.4	-	0.4	V
VOLFP	Output LOW Voltage ⁽⁵⁾	Vcc = Min, lot = 1.5mA	_	0.5		0,5	V
VIH	Input HIGH Voltage ⁽⁶⁾		2.0	_	2.0	_	٧
VIL	Input LOW Voltage ⁽¹⁾			0.8	-	0.8	V
VIHS	Input High Voltage(2,6)		3.0	-	3.0		V
VILS	input LOW Voltage(1,2)			0.4	_	0.4	V
VIHC	Input HIGH Voltage(4,6)		4.0		4.0		V
VILC	Input LOW Voltage(1,4)			0.4	<u> </u>	0.4	V
CIN	Input Capacitance ⁽⁷⁾		_	@10		10	ρF
Соит	Output Capacitance ⁽⁷⁾			10	-	10	ρF
lcc	Operating Current	Vcc = 5.0V, Tc = 90°C	🥒	725		750	mA
liH	Input HIGH Leakage ⁽³⁾	VIH = VCC	— <i>""</i>	100		100	μА
11L	Input LOW Leakage ⁽³⁾	VIL = GND	+100	_	-100		μΑ
loz	Output Tri-state Leakage	VoH = 2.4V, VoL = 0.5V	~10 0	100	-100	100	μА

NOTES:

- VIL Min. = -3.0V for pulse width less than 15ns. VIL should not fall below -0.5V for larger periods.
 VIHs and VILs apply to CIk2xSys, CIk2xSmp, CIk2xRd, CIk2xPhi, FpSysin, FpSync and Reset.
 These parameters do not apply to the clock inputs.
 VIHC and VILc apply to Run, PIIOn and Exception.
 VOLFP applies to the FPPresent pin only.

- 6. ViH and ViHs should not be held above Vcc + 0.5 Volts.
- 7. Guaranteed by design.

DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010A MILITARY TEMPERATURE RANGE (Tc = -55°C to + 125°C, Vcc = + 5.0 V ± 10%)

			16.67 MHz		20.0 MHz		Unit
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min, lon = -4mA	3.5] –	3.5		V
Vol	Output LOW Voltage	Vcc = Min, lot = 4mA		0.4	-	0.4	٧
VOLFP	Output LOW Voltage ⁽⁵⁾	Vcc = Min, lot = 1.5mA		0.5	:	0,5	V
VIH	Input HIGH Voltage ⁽⁶⁾		2.0	<u> </u>	2.0	- W	V
VIL	Input LOW Voltage ⁽¹⁾		_	0.8	→ , "	0.8	V
ViHs	Input High Voltage ^(2,6)		3.0	_	3.0		V
VILS	Input LOW Voltage(1,2)			0.4		0.4	V
VIHC	Input HIGH Voltage(4,6)		4.0		4.0		V
VILC	Input LOW Voltage(1,4)	-	_	0.4	_	0.4	V
Cin	Input Capacitance ⁽⁷⁾			10	_	10	рF
Соит	Output Capacitance ⁽⁷⁾		,	10		10	pF
lcc	Operating Current	Vcc = 5.0V, Ta = 70°C	- /	575	_	650	mA
1iH	Input HIGH Leakage ⁽³⁾	VIH = VCC	7.3	100	-	100	μА
fiL	Input LOW Leakage ⁽³⁾	VIL = GND	-100	-	-100	_	μА
loz	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	μА

2873 tbi 10

2873 tbl 11

DC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE -MILITARY TEMPERATURE RANGE (Tc = -55° C to + 125°C, Vcc = + 5.0 V ± 10%)

			25.0	MHz	33.33	Unit	
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Onit
Voн	Output HIGH Voltage	Vcc = Min, IoH = -4mA	3.5		3.5		٧
Vol	Output LOW Voltage	Vcc = Min, lot = 4mA		0.4	\	0.4	<
VOLFP	Output LOW Voltage ⁽⁵⁾	Vcc = Min, lot = 1.5mA		0.5	<u> </u>	0, 5	٧
VIH	Input HIGH Voltage ⁽⁶⁾		2.0		2.0	₩ -	٧
VIL	Input LOW Voltage ⁽¹⁾			0.8	-	0.8	٧
ViHS	Input High Voltage(2,6)		3.0		3,0	_	٧
Vils	Input LOW Voltage ^(1,2)			0.4 📝		0.4	٧
VIHC	Input HIGH Voltage ^(4,6)		4.0		4.0		V
Vilc	Input LOW Voltage(1,4)			0.4	_	0.4	٧
Cin	Input Capacitance ⁽⁷⁾			10		10	pF
Соит	Output Capacitance ⁽⁷⁾			10		10	pF
lcc	Operating Current	Vcc = 5.0V, TA = 70°C	43	700	_	750	mA
ÐН	Input HIGH Leakage ⁽³⁾	VIH = VCC		100		100	μА
hL h	Input LOW Leakage ⁽³⁾	Vil. ≠ GND	→100	<u> </u>	-100	_	μА
ЮZ	Output Tri-state Leakage	VOH = 2.4V, VOL = 0.5V	-100	100	-100	100	μА

5.3

NOTES:

- 1. VIL Min. = -3.0V for pulse width less than 15ns. VIL should not fall below -0.5V for larger periods.
- 2. ViHs and ViLs apply to Clk2xSys, Clk2xSmp, Clk2xRd, Clk2xPhi, FpSysin, FpSync and Reset.
- 3. These parameters do not apply to the clock inputs.
 4. VIHC and VILC apply to Run, PIIOn and Exception.
 5. VOLFP applies to the FPPresent pin only.
- 6. ViH and ViHs should not be held above Vcc + 0.5 Volts.
- 7. Guaranteed by design.

13

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010A(1,3) COMMERCIAL TEMPERATURE RANGE (TA = 0°C to +70°C, Vcc = +5.0V ± 5%)

Symbol	Parameter	Test Conditions	16.67 MHz		20.0 MHz		T
			Min.	Max.	Min.	Max.	Unit
Clock		<u> </u>		•		·	
TCkHigh	Input Clock High ⁽²⁾	Note 7	12		10	_	ns
TCkLow	Input Clock Low ⁽²⁾	Note 7	12	_	10	_	ns
TCkP	Input Clock Period		30	1000	25	1000	ns
	Clk2xSys to Clk2XSmp ⁽⁵⁾		0	tcyc/4	0	tcyc/4	ns
	Clk2xSmp to Clk2xRd ⁽⁵⁾ Clk2xSmp to Clk2xPhi ⁽⁵⁾		0 9	tcyc/4	0 7	tcyc/4	ns
Timina	Paramters		9	tcyc/4		tcyc/4	ns
TDEn	Data Enable ⁽³⁾			-2	T	-2	1
TDDIs	Data Disable ⁽³⁾			-1		-2 -1	ns
TDVal	Data Valid	Lord OF-F		+			ns
		Load= 25pF	-	3	-	3	ns
TRSDS	Reset Set-up		15		15		ns
Tos	Data Set-up		9		8	_	ns
TDH	Data Hold ⁽³⁾		-2.5		-2.5	_	ns
TFpCond	Fp Condition			35		30	ns
TFpBusy	Fp Busy			15		13	ns
TFpInt	Fp Interrupt			40	_	35	ns
TFpMov	Fp Move To			35	_	30	ns
TREXS	Exception Set-up (Run Cycle)		14		12		ns
TSExS	Exception Set-up (Stall Cycle)		12	_	10	_	ns
TExH	Exception Hold		0	T -	0	-	ns
TRuns	Run Set-up		17		15	_	ns
TRunH	Run Hold		-2	_	-2	_	ns
TStallS	Stall Set-up		10	_	10	_	กร
TStallH	Stall Hold		-2		-2	_	ns
Reset In	nitialization			•		•	
TrstPLL	Reset Timing, Phase-lock on(4,5)		3000	T -	3000	_	Tcyc
Trst	Reset Timing, Phase-lock off ⁽⁵⁾		128	T -	128	_	Tcyc
Capacit	ive Load Deration					•	
CLD	Load Derate ⁽⁶⁾		0.5	2	0.5	1	ns/25pF

NOTES:

1. All timings are referenced to 1.5V.

- 2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
- 3. This parameter is guaranteed by design.

 4. With PIIOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
- 5. Toyc is one CPU clock cycle (two cycles of a 2x clock).
- 6. No two signals on a given device will derate for a given load by a difference greater than 15%.
- 7. Clock transition time < 5ns.

E

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE^(1, 3) COMMERCIAL TEMPERATURE RANGE (TA = 0°C to +70°C, Vcc = +5.0V ± 5%)

	Parameter		25.0 MHz		33.33 MHz		
Symbol		Test Conditions	Min.	Max.	Min.	Max.	Unit
Clock							
TCkHigh	Input Clock High ⁽²⁾	Note 7	- 8	_	6	_	ns
TCkLow	Input Clock Low ⁽²⁾	Note 7	8	_	6	_	ns
TCkP	Input Clock Period		20	1000	15	1000	ns
	Clk2xSys to Clk2XSmp ⁽⁵⁾		0	tcyc/4	0	tcyc/4	ns
	Clk2xSmp to Clk2xRd ⁽⁵⁾		0 5	tcyc/4	0 3.5	tcyc/4	ns
Timina	Clk2xSmp to Clk2xPhi ⁽⁵⁾ Paramters			tcyc/4	<u> </u>	tcyc/4	ns
TDEn	Data Enable ⁽³⁾			-1.5		-1	ns
TDDIs	Data Disable ⁽³⁾			-0.5		-0.5	ns
TDVal	Data Valid	Load= 25pF		2		2	ns
TRSDS	Reset Set-up	Load= 25pr	10	_	10		ns
Tos	Data Set-up		6	+ = -	4.5		ns
TDH	Data Hold ⁽³⁾		-2.5	 	-2.5		ns
	Fp Condition	-	<u>-2.5</u>	25		17	ns
	Fp Busy			10		7	ns
TEpInt	Fp Interrupt			25	_	18	ns
TFpMov	Fp Move To	<u> </u>		25	_	16	ns
TREXS	Exception Set-up (Run Cycle)		11		9		ns
TSExS	Exception Set-up (Stall Cycle)		8	<u> </u>	6.5	_	ns
TExH	Exception Hold		0	_	0	_	ns
TRuns	Run Set-up		15	<u> </u>	12.5	-	ns
TRunH	Run Hold		-2	_	-1.5		ns
TStallS	Stall Set-up		9	_	7	_	ns
TStallH	Stall Hold		-2	T -	-2		ns
Reset l	nitialization						_
TrstPLL	Reset Timing, Phase-lock on ^(4, 5)		3000		3000	_	Тсус
Trst	Reset Timing, Phase-lock off ⁽⁵⁾		128_	_	128		Тсус
Capach	tive Load Deration						
CLD	Load Derate ⁽⁶⁾		0.5	1	0.5	1	ns/25p

NOTES

- 1. All timings are referenced to 1.5V.
- 2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
- 3. This parameter is guaranteed by design.
- 4. With PilOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
- 5. Tayo is one CPU clock cycle (two cycles of a 2x clock).
- 6. No two signals on a given device will derate for a given load by a difference greater than 15%.
- 7. Clock transition time < 2.5ns for 33MHz; clock transition time < 5ns for all other speeds.

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE(1, 3) COMMERCIAL TEMPERATURE RANGE (Tc = 0°C to +90°C, Vcc = +5.0V ± 5%)

			37.0 MHz		40.0 MHz		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Clock		•	-				
TCkHigh	Input Clock High ⁽²⁾	Note 7	5.5		5.5	<u> </u>	ns
TCkLow	Input Clock Low ⁽²⁾	Note 7	5.5		5.5	-	ns
TCkP	Input Clock Period		13.5	1000	12.5	1000	ns
	Clk2xSys to Clk2XSmp ⁽⁵⁾		0	tcyc/4	0	tcyc/4	ns
	Clk2xSmp to Clk2xRd ⁽⁵⁾		0	tcyc/4	0	tcyc/4	ns
T 1	Clk2xSmp to Clk2xPhi(5)		3.5	tcyc/4	3	tcyc/4	ns
	Paramters Data Enable ⁽³⁾	T			· · · · · · · · · · · · · · · · · · ·	4	т
TDEn				-1.5		-1	ns
TDDIs	Data Disable ⁽³⁾			-0.5		-0.5	ns
TDVal	Data Valid	Load= 25pF		2	34	2	ns
TRSDS	Reset Set-up		8	_	8		ns
TDS	Data Set-up		4.5	<u> </u>	4		ns
TDH	Data Hold ⁽³⁾		-2.5		-2.5	-	ns
TFpCond	Fp Condition			17 🎺		16	ns
TFpBusy	Fp Busy		_	6.5	_	6	ns
TFpInt	Fp Interrupt			18	—	17	ns
TFpMov	Fp Move To			16	—	16	ns
TREXS	Exception Set-up (Run Cycle)		9		8.5		ns
TSExS	Exception Set-up (Stall Cycle)		6	_	5.5	_	ns
TExH	Exception Hold		0		0		ns
TRuns	Run Set-up		10		9	_	ns
TRunH	Run Hold		-2	4	-1.5		ns
TStallS	Stall Set-up		6.5	<u> </u>	6	_	ns
TStallH	Stall Hold		-2	* <u>=</u>	-2	<u> </u>	ns
Reset Ir	nitialization	•			· — —		
TrstPLL	Reset Timing, Phase-lock on(4, 5)		3000	—	3000		Tcyc
Trst	Reset Timing, Phase-lock off ⁽⁵⁾		128		128	_	Тсус
Capacit	ive Load Deration	•		8			
CLD	Load Derate ⁽⁶⁾		0.5	1	0.5	1	ns/25pF

NOTES:

1. All timings are referenced to 1.5V.

- 2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
- This parameter is guaranteed by design.
 This parameter is guaranteed by design.
 With PIIOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
 Teye is one CPU clock cycle (two cycles of a 2x clock).
- 6. No two signals on a given device will derate for a given load by a difference greater than 15%.
- 7. Clock transition time < 2.5ns.

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010A(1,3) MILITARY TEMPERATURE RANGE (Tc = -55° C to $+125^{\circ}$ C, Vcc = +5.0V \pm 10%)

			16.67 MHz		20.0 MHz		T
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
Clock		•					
TCkHigh	Input Clock High ⁽²⁾	Note 7	12	_	10	<u> </u>	ns
TCkLow	Input Clock Low(2)	Note 7	12	_	10	-	ns
TCkP	Input Clock Period		30	1000	25	1000	ns
	Clk2xSys to Clk2XSmp ⁽⁵⁾		0	tcyc/4 tcyc/4	0	tcyc/4 tcyc/4	ns
	Clk2xSmp to Clk2xRd ⁽⁵⁾ Clk2xSmp to Clk2xPhi ⁽⁵⁾		0 9	tcyc/4	0 7	tcyc/4	ns ns
Timina	Paramters			1 1010,	<u> </u>	**************************************	
TDEn	Data Enable ⁽³⁾	_		-2	—:C.	-2	ns
Todis	Data Disable ⁽³⁾	1	_	-1	-	-1	ns
TDVal	Data Valid	Load= 25pF		3	<u>)</u>	3	ns
TRSDS	Reset Set-up		15	_	15		ns
Tos	Data Set-up		9		8	_	ns
Трн	Data Hold ⁽³⁾		-2.5	_	-2.5		ns
TFpCond	Fp Condition			35		30	ns
TFpBusy	Fp Busy			15	-	13	ns
TFpInt	Fp Interrupt			40 🧠	_	35	ns
ТЕрМоч	Fp Move To			35	_	30	ns
TREXS	Exception Set-up (Run Cycle)		14		12		ns
TSExS	Exception Set-up (Stall Cycle)		12	_	10		ns
TExH	Exception Hold		0		0		ns
TRuns	Run Set-up		17	_	15		ns
TRunH	Run Hold		-2	(L	-2		ns
TStallS	Stall Set-up		10	-	10		ns
TStallH	Stall Hold		-2		-2	<u> </u>	ns
Reset i	nitialization			100 m			
TrstPLL	Reset Timing, Phase-lock on(4,5)		3000	<u> </u>	3000	<u> </u>	Тсус
Trst	Reset Timing, Phase-lock off ⁽⁵⁾		128	<u> </u>	128		Тсус
Capaci	tive Load Deration		700 W. 700 W. 700				
CLD	Load Derate ⁽⁶⁾		0.5	2	0.5	2	ns/25pF 2873 tbl 1

NOTES:

1. All timings are referenced to 1.5V.

- 2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.
- 3. This parameter is guaranteed by design.
- 4. With PIIOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
- 5. Toyc is one CPU clock cycle (two cycles of a 2x clock).
- 6. No two signals on a given device will derate for a given load by a difference greater than 15%.
 7. Clock transition time < 5ns

AC ELECTRICAL CHARACTERISTICS FOR IDT79R3010AE(1, 3)

MILITARY TEMPERATURE RANGE (TC = -55°C to +125°C, VCC = +5.0V ± 10%)

	Perameter	Test Conditions	25.0 MHz		33.33 MHz		
Symbol			Min.	Max.	Min.	Max.	Unit
Clock							
TCkHigh	Input Clock High ⁽²⁾	Note 7	8		6	1	ns
TCkLow	Input Clock Low ⁽²⁾	Note 7	8	_	6	1	ns
ТскР	Input Clock Period		20	1000	15	1000	ns
	Clk2xSys to Clk2XSmp(5)		0	tcyc/4	0	tcyc/4	ns
	Clk2xSmp to Clk2xRd ⁽⁵⁾		0 5	tcyc/4	3.5	tcyc/4 tcyc/4	ns ns
Timina	Clk2xSmp to Clk2xPhi ⁽⁵⁾ Paramters			tcyc/4	3.3	ICYC/4	1115
TDEn	Data Enable ⁽³⁾		_	-1.5	- 10.00	-1	ns
Topis	Data Disable ⁽³⁾			-0.5	- 3.3	-0.5	ns
TDVal	Data Valid	Load= 25pF	_	2	1	2	ns
TRSDS	Reset Set-up	·	10		10		ns
Tos	Data Set-up		6	1	4.5		ns
Тон	Data Hold ⁽³⁾		-2.5		-2.5		ns
TFpCond	Fp Condition			25		17	ns
TFpBusy	Fp Busy			10	ii n. -	77	ns
TFpInt	Fp Interrupt		_	25		18	ns
TFpMov	Fp Move To			25	- <u> </u>	16	ns
TREXS	Exception Set-up (Run Cycle)		11	7	9 _		ns
TSExS	Exception Set-up (Stall Cycle)		8		6.5	L	ns
TExH	Exception Hold		0		0		ns
TRuns	Run Set-up		15	÷ .	12.5		ns
TRunH	Run Hold		-2		-1.5		ns
TStallS	Stall Set-up		9		7		ns
TStallH	Stall Hold		-2		-2	_	ns
Reset I	nitialization		7 40. 20. 1100.	4.1 ⁴			
TrstPLL	Reset Timing, Phase-lock on(4,5)		3000	#	3000		Тсус
Trst	Reset Timing, Phase-lock off ⁽⁵⁾		128		128		Tcyc
Capaci	tive Load Deration			<u> </u>			
CLD	Load Derate ⁽⁶⁾		0.5	1	0.5	1	ns/25p

NOTES:

1. All timings are referenced to 1.5V.

2. The clock parameters apply to all four 2xClocks: Clk2xSys, Clk2xSmp, Clk2xRd, and Clk2xPhi.

This parameter is guaranteed by design.
 With PIIOn asserted, Reset must be asserted for the longer of 3000 clock cycles or 200 microseconds.
 Toyc is one CPU clock cycle (two cycles of a 2x clock).

6. No two signals on a given device will derate for a given load by a difference greater than 15%.

7. Clock transition time < 2.5ns for 33MHz; clock transition time < 5ns for all other speeds.




Figure 6. Input "2x" Clock Timing




Figure 7. Processor Reference Clock

These signals are not actually output from the floating point processor.
 They are drawn to provide a reference for other timing diagrams.




Figure 8. Floating Point Load/Store Timing




Figure 9. Move to FPC Status Timing




Figure 10. Floating Point Interrupt Timing




Figure 11. Floating Point Condition Timing




Figure 12. Floating Point Busy, Exception Timing





Figure 13. Power-On Reset Timing

ORDERING INFORMATION



2873 drw 18