

**MCP (MULTI-CHIP PACKAGE) FLASH MEMORY AND SRAM
16M-BIT FLASH MEMORY AND 2M-BIT SRAM****Description**

The MC-22101 is a MCP (Multi-Chip Package) of 16,777,216 bits (2,097,152 words by 8 bits) flash memory and 2,097,152 bits (262,144 words by 8 bits) static RAM.

The MC-22101 is packaged in a 48-pin plastic BGA.

Features**General Features**

- Fast access time : 100 ns (MAX.)
- Voltage range : $V_{CC} = 2.7$ to 3.6 V
- Wide operating temperature : -20 to $+85$ °C

Flash Memory Features

- 2,097,152 words by 8 bits organization
- Minimum number of repetitions for program / erase : 100,000 times
- Sector erase architecture :
 - 35 sectors (1 × 16K bytes, 2 × 8K bytes, 1 × 32K bytes, and 31 × 64K bytes)
 - Any combination of sectors can be concurrently erased. Also supports full chip erase.
- Boot code sector at the bottom sector
- Automatic erase function
- Functions for automatic erasure :
 - Erase suspend / resume function
- Automatic program function
- Data polling and toggle bit
- Ready (Busy) output (RY (/BY))
- Supply current
 - Reset mode : 5.0 μ A (MAX.)
 - Standby mode : 5.0 μ A (MAX.)
 - Operating mode : 35 mA (MAX.)

SRAM Features

- 262,144 words by 8 bits organization
- Supply current
 - At operating : 35 mA (MAX.)
 - At standby : 2 μ A (MAX.)
- Two Chip Enable inputs : /CE1s, CE2s
- Data retention supply voltage : 1.5 to 3.6 V


The information in this document is subject to change without notice.

Ordering Information

Part number	Flash Memory Boot code sector	Flash Memory Access time (MAX.)	SRAM Access time (MAX.)	Package
MC-22101F1-DE1-B10	at the bottom sector	100 ns	100 ns	48-pin plastic BGA (10 × 14 mm)

Pin Configuration

48-pin plastic BGA (10 × 14 mm)



Top View

	A	B	C	D	E	F	G	H
6	/CE1s	V _{ss}	I/O1	A1	A2	A4	CE2s	A9
5	A10	I/O5	I/O2	A0	A3	A7	RY (/BY)	A15
4	/OE	I/O7	I/O4	I/O0	A6	A19	/RESET	A16
3	A11	A8	A5	NC	I/O3	NC	A13	A20
2	A14	A18	NC	/CEf	NC	V _{ccf}	I/O6	A12
1	/WE	V _{ccs}	A17	V _{ss}	NC	NC	NC	NC

Common Pins

- A0 - A17 : Address Inputs
- I/O0 - I/O7 : Data Inputs / Outputs
- /OE : Output Enable
- /WE : Write Enable
- V_{ss} : Ground
- NC ^{Note} : No Connection

Flash Memory Pins


- A18 - A20 : Address Inputs (Flash Memory)
- /CEf : Chip Enable (Flash Memory)
- RY (/BY) : Ready (Busy) Outputs
- /RESET : Hardware Reset Input
- V_{ccf} : Supply Voltage (Flash Memory)

SRAM Pins

- /CE1s : Chip Enable 1 (SRAM)
- CE2s : Chip Enable 2 (SRAM)
- V_{ccs} : Supply Voltage (SRAM)

Note Some signals can be applied because this pin is not internally connected.

Block Diagram



Bus Operations

Operation	Flash Memory		SRAM		Common		
	/RESET	/CE _f	/CE _{1s}	CE _{2s}	/OE	/WE	I/O0 - I/O7
Full standby	H	H	H	×	×	×	Hi-Z
			×	L			
Output disable	H	×	×	×	H	H	Hi-Z
Read from Flash Memory ^{Note}	H	L	H	×	L	H	Data out
			×	L			
Write to Flash Memory	H	L	H	×	H	L	Data in
			×	L			
Flash Memory hardware reset	L	×	H	×	×	×	Hi-Z
			×	L			
Read from SRAM	H	H	L	H	L	H	Data out
Write to SRAM	H	H	L	H	×	L	Data in

Note /WE can be V_{IL} if /OE is V_{IL}, /OE at V_{IH} initiates the write operations.

Remarks 1. × : Don't care

H : V_{IH}

L : V_{IL}

2. Other operations except for indicated in this table are inhibited.

3. Do not apply /CE_f = V_{IL}, /CE_{1s} = V_{IL} and CE_{2s} = V_{IH} at a time.

Sector Layout / Sector Address Table (Flash Memory)

Sector Layout		Sector Address Table								
	Address	Sector address	A20	A19	A18	A17	A16	A15	A14	A13
64K bytes	1FFFFFFH	SA34	1	1	1	1	1	×	×	×
	1F0000H									
64K bytes	1EFFFFH	SA33	1	1	1	1	0	×	×	×
	1E0000H									
64K bytes	1DFFFFH	SA32	1	1	1	0	1	×	×	×
	1D0000H									
64K bytes	1CFFFFH	SA31	1	1	1	0	0	×	×	×
	1C0000H									
64K bytes	1BFFFFH	SA30	1	1	0	1	1	×	×	×
	1B0000H									
64K bytes	1AFFFFH	SA29	1	1	0	1	0	×	×	×
	1A0000H									
64K bytes	19FFFFH	SA28	1	1	0	0	1	×	×	×
	190000H									
64K bytes	18FFFFH	SA27	1	1	0	0	0	×	×	×
	180000H									
64K bytes	17FFFFH	SA26	1	0	1	1	1	×	×	×
	170000H									
64K bytes	16FFFFH	SA25	1	0	1	1	0	×	×	×
	160000H									
64K bytes	15FFFFH	SA24	1	0	1	0	1	×	×	×
	150000H									
64K bytes	14FFFFH	SA23	1	0	1	0	0	×	×	×
	140000H									
64K bytes	13FFFFH	SA22	1	0	0	1	1	×	×	×
	130000H									
64K bytes	12FFFFH	SA21	1	0	0	1	0	×	×	×
	120000H									
64K bytes	11FFFFH	SA20	1	0	0	0	1	×	×	×
	110000H									
64K bytes	10FFFFH	SA19	1	0	0	0	0	×	×	×
	100000H									
64K bytes	0FFFFFH	SA18	0	1	1	1	1	×	×	×
	0F0000H									
64K bytes	0EFFFFH	SA17	0	1	1	1	0	×	×	×
	0E0000H									
64K bytes	0DFFFFH	SA16	0	1	1	0	1	×	×	×
	0D0000H									
64K bytes	0CFFFFH	SA15	0	1	1	0	0	×	×	×
	0C0000H									
64K bytes	0BFFFFH	SA14	0	1	0	1	1	×	×	×
	0B0000H									
64K bytes	0AFFFFH	SA13	0	1	0	1	0	×	×	×
	0A0000H									
64K bytes	09FFFFH	SA12	0	1	0	0	1	×	×	×
	090000H									
64K bytes	08FFFFH	SA11	0	1	0	0	0	×	×	×
	080000H									
64K bytes	07FFFFH	SA10	0	0	1	1	1	×	×	×
	070000H									
64K bytes	06FFFFH	SA9	0	0	1	1	0	×	×	×
	060000H									
64K bytes	05FFFFH	SA8	0	0	1	0	1	×	×	×
	050000H									
64K bytes	04FFFFH	SA7	0	0	1	0	0	×	×	×
	040000H									
64K bytes	03FFFFH	SA6	0	0	0	1	1	×	×	×
	030000H									
64K bytes	02FFFFH	SA5	0	0	0	1	0	×	×	×
	020000H									
64K bytes	01FFFFH	SA4	0	0	0	0	1	×	×	×
	010000H									
32K bytes	00FFFFH	SA3	0	0	0	0	0	1	0	×
	008000H									
8K bytes	007FFFH	SA2	0	0	0	0	0	0	1	1
	006000H									
8K bytes	005FFFH	SA1	0	0	0	0	0	0	1	0
	004000H									
16K bytes	003FFFH	SA0	0	0	0	0	0	0	0	×
	000000H									

Command Definitions (Flash Memory)

Command sequence	Bus cycles	1st bus write cycle		2nd bus write cycle		3rd bus write cycle		4th bus read / write cycle		5th bus write cycle		6th bus write cycle	
		Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data	Addr.	Data
		Read / Reset ^{Note 1}	1	xxxH	F0H	–	–	–	–	–	–	–	–
Read / Reset ^{Note 1}	3	555H	AAH	2AAH	55H	555H	F0H	RA	RD	–	–	–	–
Read Product ID code (Manufacturer code / Device code)	3	555H	AAH	2AAH	55H	555H	90H	–	–	–	–	–	–
Program	4	555H	AAH	2AAH	55H	555H	A0H	PA	PD	–	–	–	–
Chip erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	555H	10H
Sector erase	6	555H	AAH	2AAH	55H	555H	80H	555H	AAH	2AAH	55H	SA	30H
Sector erase suspend ^{Note 2}	1	xxxH	B0H	–	–	–	–	–	–	–	–	–	–
Sector erase resume ^{Note 3}	1	xxxH	30H	–	–	–	–	–	–	–	–	–	–

Notes 1. Both Read / Reset commands are functionally equivalent, resetting the device to the read mode.

2. Sector erase can be suspended during sector erase with Addr. = V_{IH} or V_{IL}, Data = B0H.

3. Sector erase can be resumed after sector erase suspend with Addr. = V_{IH} or V_{IL}, Data = 30H.

Remarks 1. RA : Address of the memory location to be read.

RD : Data read from location RA during read operation.

PA : Address of the memory location to be programmed. Addresses are latched in the falling edge of the write pulse.

PD : Data to be programmed at location PA.

SA : Address of the sector to be erased. The combination of A20, A19, A18, A17, A16, A15, A14, and A13 will uniquely select any sector. See **Sector Address Table**.

2. Address bits A11 to A20 = V_{IH} or V_{IL} for all address commands except for Program Address (PA) and Sector Address (SA).

3. For Bus operation, see **Bus Operations**.

Product ID Code (Manufacturer's Code / Device Code) (Flash Memory)

Product ID Code	Address inputs				Code outputs								
	A12	A6	A1	A0	I/O7	I/O6	I/O5	I/O4	I/O3	I/O2	I/O1	I/O0	Hex
Manufacturer's Code	L	L	L	L	0	0	0	0	0	1	0	0	04H
Device code	L	L	L	H	0	1	0	0	1	0	0	1	49H

Remark H : V_{IH}

L : V_{IL}

Electrical Specifications

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Supply voltage	V _{CC}	with respect to V _{SS}	-0.3 to +4.6	V
Input / Output voltage	V _I	with respect to V _{SS}	-0.3 to V _{CCF} +0.5 ^{Note}	V
			-0.3 to V _{CCS} +0.5 ^{Note}	
Operating ambient temperature	T _A		-20 to +85	°C
Storage temperature	T _{stg}		-55 to +125	°C

Note During voltage transitions, inputs may undershoot V_{SS} to -2.0 V, or overshoot to V_{CCF} + 0.5 V or V_{CCS} + 0.5 V for pulse width (≤ 20 ns).

Caution Exposing the device to stress above those listed in Absolute Maximum Rating could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	V _{CCF} , V _{CCS}		2.7		3.6	V
Operating ambient temperature	T _A		-20		+85	°C

DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Common

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
High level input voltage	V _{IH}		2.2		V _{CC} + 0.3	V
Low level input voltage	V _{IL}		-0.3		0.6	V
High level output voltage	V _{OH}	I _{OH} = -500 μA, V _{CCF} = V _{CCS} = V _{CC} (MIN.)	V _{CC} - 0.5			V
Low level output voltage	V _{OL}	I _{OL} = +2.1 mA, V _{CCF} = V _{CCS} = V _{CC} (MIN.)			0.4	V
Input leakage current	I _{LI}		-1.0		+ 1.0	μA
Output leakage current	I _{LO}		-1.0		+ 1.0	μA

Flash Memory

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	
Flash memory V _{CC} supply current (Read)	I _{CC1f}	V _{CCF} = V _{CC} (MAX.), /CEf = V _{IL} , /OE = V _{IH}	t _{CYCLE} = 10 MHz			30	mA
			t _{CYCLE} = 5 MHz			15	
Flash memory V _{CC} supply current (Program / erase)	I _{CC2f}	V _{CCF} = V _{CC} (MAX.), /CEf = V _{IL} , /OE = V _{IH}			35	mA	
Flash memory V _{CC} standby current	I _{SB1f}	V _{CCF} = V _{CC} (MAX.), /CEf = V _{CCF} ± 0.3 V, /RESET = V _{CCF} ± 0.3 V			5	μA	
Flash memory V _{CC} standby current (/RESET)	I _{SB2f}	V _{CCF} = V _{CC} (MAX.), /RESET = V _{SS} ± 0.3 V			5	μA	
Flash memory low V _{CC} lock-out voltage	V _{LKO}		2.3		2.5	V	

SRAM

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit	
SRAM V _{CC} supply current	I _{CC1s}	/CE1s = V _{IL} , CE2s = V _{IH} , I _{I/O} = 0 mA	t _{CYCLE} = 10 MHz			40	mA
			t _{CYCLE} = 1 MHz			12	
	I _{CC2s}	/CE1s ≤ 0.2 V, CE2s ≤ V _{CCS} - 0.2 V, I _{I/O} = 0 mA, V _{IL} ≤ 0.2 V, V _{IH} ≥ V _{CCS} - 0.2 V	t _{CYCLE} = 10 MHz			35	mA
			t _{CYCLE} = 1 MHz			8	
SRAM V _{CC} standby current	I _{SB1s}	/CE1s = V _{IH} or CE2s = V _{IL}			2	mA	
	I _{SB2s}	/CE1s ≥ V _{CCS} - 0.2 V, V _{CCS} = 3.0 V ± 0.3 V CE2s ≥ V _{CCS} - 0.2 V or CE2s ≤ 0.2 V	V _{CCS} = 3.0 V ± 0.3 V	T _A = 25 °C	0.1		0.5
			V _{CCS} = 3.3 V ± 0.3 V	T _A = -20 to +85 °C			2
				T _A = 25 °C	0.1		0.5
T _A = -20 to +85 °C		2					

Capacitance (T_A = 25 °C, f = 1 MHz)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	C _{IN}	V _{IN} = 0 V	TBD	TBD	TBD	pF
Output capacitance	C _{OUT}	V _{OUT} = 0 V	TBD	TBD	TBD	pF


Remarks 1. V_{IN} : Input voltage, V_{OUT} : Output voltage

2. These parameters are periodically sampled and not 100% tested.


AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

AC Test Conditions

Input Waveform (Rise and Fall Time ≤ 5 ns)



Output Waveform




Output Load

1 TTL + 30 pF

/CE Timing

Parameter	Symbol		Test Condition	MIN.	TYP.	MAX.	Unit	Notes
	JEDEC	Standard						
/CE recover time	—	t_{CCR}		0			ns	

Alternating SRAM to Flash Memory Timing Chart




Read Operations (Flash Memory)

Parameter	Symbol		Test Condition	MIN.	TYP.	MAX.	Unit	Notes
	JEDEC	Standard						
Read cycle time	t _{AVAV}	t _{RC}		100			ns	
Address to output delay	t _{AVQV}	t _{ACC}	/CEf = /OE = V _{IL}			100	ns	
/CEf to output delay	t _{ELQV}	t _{CEf}	/OE = V _{IL}			100	ns	
/OE to output delay	t _{GLQV}	t _{OE}	/CEf = V _{IL}			40	ns	
/CEf to output Hi-Z	t _{EHQZ}	t _{DF}	/OE = V _{IL}			30	ns	
/OE to output Hi-Z	t _{GHQZ}	t _{DF}	/CEf = V _{IL}			30	ns	
Output hold time from addresses, /CEf or /OE, whichever occurs first	t _{AXQX}	t _{OH}		0			ns	
/RESET hold time before read	—	t _{RH}		50			ns	
/RESET pin low to read mode	—	t _{READY}				20	μs	

Remark t_{DF} is the time from inactivation of /CEf or /OE to high-impedance state output.

Read Cycle Timing Chart (Flash Memory)



Erase / Program Operations (Flash Memory)


Parameter	Symbol		MIN.	TYP.	MAX.	Unit	Notes
	JEDEC	Standard					
Write cycle time	t _{AVAV}	t _{WC}	100			ns	
Address setup time (/WE to address)	t _{AVWL}	t _{AS}	0			ns	
Address setup time (/CEf to address)	t _{AVEL}	t _{AS}	0			ns	
Address hold time (/WE to address)	t _{WLAX}	t _{AH}	50			ns	
Address hold time (/CEf to address)	t _{ELAX}	t _{AH}	50			ns	
Data setup time	t _{DVWH}	t _{DS}	50			ns	
Data hold time	t _{WDHX}	t _{DH}	0			ns	
/OE setup time	–	t _{OES}	0			ns	
/OE hold time	Read	–	t _{OEH}	0		ns	
	Toggle and data polling			10			
Read recover time before write (/OE to /CEf)	t _{GHEL}	t _{GHEL}	0			ns	
Read recover time before write (/OE to /WE)	t _{GHWL}	t _{GHWL}	0			ns	
/WE setup time (/CEf to /WE)	t _{WLEL}	t _{WS}	0			ns	
/CEf setup time (/WE to /CEf)	t _{ELWL}	t _{CS}	0			ns	
/WE hold time (/CEf to /WE)	t _{EHWH}	t _{WH}	0			ns	
/CEf hold time (/WE to /CEf)	t _{WHEH}	t _{CH}	0			ns	
Write pulse width	t _{WLWH}	t _{WP}	50			ns	
/CEf pulse width	t _{ELEH}	t _{CP}	50			ns	
Write pulse width high	t _{WHWL}	t _{WPH}	30			ns	
/CEf pulse width high	t _{EHEL}	t _{CPH}	30			ns	
Byte programming operation	t _{WHWH1}	t _{WHWH1}		8		μs	
Sector erase operation	t _{WHWH2}	t _{WHWH2}		1	15	sec	1
V _{ccf} setup time	–	t _{VCS}	50			μs	
Recover time from RY (/BY)	–	t _{RB}	0			ns	
/RESET pulse width	–	t _{RP}	500			ns	
Delay time from embedded output enable	–	t _{EOE}			100	ns	
Program / Erase valid to RY (/BY) delay	–	t _{BUSY}			90	ns	

Note 1. This does not include the preprogramming time.

Erase / Program Performance (Flash Memory)


Parameter	Description	MIN.	TYP.	MAX.	Unit
Sector erase time	Excludes programming time prior to erasure		1	15	sec
Byte programming time	Excludes system-level overhead		8	3,600	μs
Chip programming time	Excludes system-level overhead		16.8	100	sec
Erase / Program cycle		100,000			cycles

Write Cycle Timing Chart (/WE Controlled) (Flash Memory)




- Remarks**
1. This timing chart indicates last two bus cycles out of four bus cycles sequence.
 2. PA is address of the memory location to be programmed.
 PD is data to be programmed at byte address.
 /I/O is output of the complement of the data written to the device.
 DOUT is output of the true data written to the device.

Write Cycle Timing Chart (/CEf Controlled) (Flash Memory)




- Remarks**
1. This timing chart indicates last two bus cycles out of four bus cycles sequence.
 2. PA is address of the memory location to be programmed.
 PD is data to be programmed at byte address.
 /I/O is output of the complement of the data written to the device.
 DOUT is output of the true data written to the device.

Chip / Sector Erase Operation Timing Chart (Flash Memory)




Note SA is the sector address for sector erase (see **Sector Address Table**). For chip erase, address = 555H.

Data Polling during Automatic Program / Erase Operations Timing Chart (Flash Memory)




Note I/O7 = Valid data (the device has completed the automatic program / erase operation).

Toggle Bit during Automatic Program / Erase Operations Timing Chart (Flash Memory)




Note I/O6 = Stop toggling (the device has completed the automatic program / erase operation).

RY (/BY) during Write / Erase Operations Timing Chart (Flash Memory)




/RESET, RY (/BY) Timing Chart (Flash Memory)



Read Cycle (SRAM)

Parameter	Symbol	MIN.	MAX.	Unit	Notes
Read cycle time	t_{RC}	100		ns	
Address access time	t_{AA}		100	ns	
/CE1s access time	t_{CO1}		100	ns	
CE2s access time	t_{CO2}		100	ns	
/OE to output valid	t_{OE}		50	ns	
Output hold from address change	t_{OH}	10		ns	
/CE1s to output in low impedance	t_{LZ1}	5		ns	
CE2s to output in low impedance	t_{LZ2}	5		ns	
/OE to output in low impedance	t_{OLZ}	0		ns	
/CE1s to output in high impedance	t_{HZ1}		40	ns	
CE2s to output in high impedance	t_{HZ2}		40	ns	
/OE to output hold in high impedance	t_{OHZ}		40	ns	

Read Cycle Timing Chart (SRAM)




Remark In read cycle, /WE should be fixed to high level.

Write Cycle (SRAM)

Parameter	Symbol	MIN.	MAX.	Unit	Notes
Write cycle time	t _{wc}	100		ns	
/CE1s to end of write	t _{cw1}	80		ns	
CE2s to end of write	t _{cw2}	80		ns	
Address valid to end of write	t _{aw}	80		ns	
Address setup time	t _{as}	0		ns	
Write pulse width	t _{wp}	60		ns	
Write recovery time	t _{wr}	0		ns	
Data valid to end of write	t _{dw}	45		ns	
Data hold time	t _{dh}	0		ns	
/WE to output in high impedance	t _{whz}		40	ns	
Output active from end of write	t _{ow}	0		ns	


Write Cycle Timing Chart (/WE Controlled) (SRAM)



- Cautions**
1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inactivated.
 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

- Remarks**
1. Write operation is done during the overlap time of a low level /CE1s, WE, and a high level CE2s.
 2. IF /CE1s changes to low level at the same time or after the change of /WE to low level, or if CE2s changes to high level at the same time or after the change of /WE to low level, the I/O pins will remain high impedance time.
 3. When /WE is at low level, the I/O pins are always high impedance. When /WE is at high level, read operation is executed. Therefore /OE should be at high level to make the I/O pins high impedance.


Write Cycle Timing Chart (/CE1s Controlled) (SRAM)



- Cautions**
1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inactivated.
 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1s, WE, and a high level CE2s.

Write Cycle Timing Chart (CE2s Controlled) (SRAM)



- Cautions**
1. During address transition, at least one of pins /CE1s, CE2s, /WE should be inactivated.
 2. When I/O pins are in the output state, do not apply to the I/O pins signals that are opposite in phase with output signals.

Remark Write operation is done during the overlap time of a low level /CE1s, WE, and a high level CE2s.

Low V_{CC} Data Retention Characteristics (SRAM)


Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V _{CCDR1}	/CE1s ≥ V _{CCS} – 0.2 V, CE2s ≥ V _{CCS} – 0.2 V	1.5		3.6	V
	V _{CCDR2}	CE2s ≤ 0.2 V				
Data retention supply current	I _{CCDR1}	V _{CCS} = 3.0 V, /CE1s ≥ V _{CCS} – 0.2 V, CE2s ≥ V _{CCS} – 0.2 V or CE2s ≤ 0.2 V		0.1	2 ^{Note1}	μA
	I _{CCDR2}	V _{CCS} = 3.0 V, CE2s ≤ 0.2 V		0.1	2 ^{Note1}	μA
Chip deselection to data retention mode	t _{CDR}		0			ns
Operation recovery time	t _R		t _{RC} ^{Note2}			ns

Notes 1. 1 μA (MAX.) (T_A ≤ 40 °C), 0.5 μA (MAX.) (T_A ≤ 25 °C)

2. t_{RC} : Read cycle time.


Data Retention Timing Chart (SRAM)

(1) /CE1s Controlled



Remark On the data retention mode by controlling $\overline{\text{CE1s}}$, the input level of $\overline{\text{CE2s}}$ must be $\overline{\text{CE2s}} \geq V_{\text{CCS}} - 0.2 \text{ V}$ or $\overline{\text{CE2s}} \leq 0.2 \text{ V}$. The other pins (Address, I/O, $\overline{\text{WE}}$, $\overline{\text{OE}}$) can be in high impedance state.

(2) CE2s Controlled



Remark The other pins ($\overline{\text{CE1s}}$, Address, I/O, $\overline{\text{WE}}$, $\overline{\text{OE}}$) can be in high impedance state.

Package Drawing

Please consult with our sales offices for package drawing of the MC-22101.

Recommended Soldering Conditions

Please consult with our sales offices for soldering conditions of the MC-22101.

Type of Surface Mount Device

MC-22101F1-DE1-B10 : 48-pin plastic BGA (10 × 14 mm)

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS device behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.