

DESCRIPTION

The MP20 07 integrates the DDR memory termination regulator with the ou tput voltage (VTT) and a buffered VTTREF outp uts is a half of VREF.

The VTT-LDO is a 3A sink/so urce tracking termination regulator. It is specifically designed for low-cost/low-external component count systems, where space is a premium.

The MP20 07 maintains a fast transient response o nly requiring 20uF (2 x10uF) of ceramic output capa citance. T he MP200 7 supports Kelvin sensing functions.

The MP2007 is available in the 8-pin MSOP with Exposed PAD $_{\rm p}$ package and $_{\rm is}$ specified from $-40^{\circ}{\rm C}$ to $85^{\circ}{\rm C}.$


FEATURES

- VDDQ Voltage Range: 1.3V to 6.0 V
- Up to 3A Integrated Sink/Source Linear Regulator with Accur ate VREF/2 Divider Reference for DDR Termination
- Requires Only 20uF Ceramic Output Capacitance
- Drive Voltage Range: 4.5 V to 5.5 V
- 1.3V Input (VDDQ) Helps Reduce Total Power Dissipation
- Integrated Div ider Tracks VREF for VTT and VTTREF
- Kelvin Sensing (VTTSEN)
- _ ±20mV Accuracy for VTT and VTTREF
- Built-In Soft-Start, UVLO and OCL
- Thermal Shutdown

APPLICATIONS

- Notebook DDR2/3 Memory Supply and Termination Voltage in ACPI Compliant
- Active Termination Busses

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Pover Systems, Inc.



TYPICAL APPLICATION


www.MonolithicPower.com MPS Proprietary Information. Unauthorized Photocopy and Duplication Prohibited. © 2009 MPS. All Rights Reserved.



ORDERING INFORMATION

Part Number*	Package	Top Marking	Temperature
MP2007DH	MSOP8E	2007D	–40°C to +85°C

* For Tape & Reel, add suffix -Z (e.g. MP2007DH-Z); For RoHS Compliant Packaging, add suffix -LF (e.g. MP2007DH-LF-Z)



PACKAGE REFERENCE

ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V _{DDQ} 6.0V	0.3V to
Drive Voltage VDRV	0.3V to 6.0V
All Other Pins	
Continuous Power Dissipation	$(T_A = +25^{\circ}C)^{(2)}$
Junction Temperature	150°C
Lead Temperature	
Storage Temperature	-50°C to +150°C

Recommended Operating Conditions ⁽³⁾

Drive Voltage VDRV	4.5V to 5.5V
Operating Temperature	–40°C to +85°C

Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum al lowable power dissipation is a function of the maximum junction temperatu re T j(MAX), the junction-toambient thermal resistance θ_{JA} , and the ambient temperature T_A. The maximum allow able continuous pow er dissipation at any am bient temperature is calculated b y P D(MAX)=(TJ(MAX)- T_A)/ θ_{JA} . Exceed ing the maximu m allow able power dissipation will cause ex cessive die temper ature, and the r equlator will go into thermal sh utdown. Intern al thermal shutdown circuitry protects the device from permanent damage.
- The device is not guaranteed to function outside of its operating 3) conditions.
- 4) Measured on JESD51-7 4-layer board.



ELECTRICAL CHARACTERISTICS

 $V_{DRV} = 5V$, $T_A = +25^{\circ}C$, unless otherwise noted.

Parameters	Symbol	Test Condition	Min	Тур	Мах	Unit	
VDRV Operating Voltage	VDRV	-	4.5	5.0	5.5	V	
VDRV Shut down current	IDRV_SD	VDRV = 5.0 V, VDDQ=0V		0.2	1.0	μA	
VDRV Operation Current	IDRV VEN	H, VTT=0.75V		1.3	3	mA	
VDRV UVLO Upper Threshold	VDRVUV+	Rising Edge	-	4.1	4.4	V	
VDRV UVLO Hysteresis	VDRVUVHYS	-		- 0.35		V	
Thermal Trip Point	TSD		- 15	0	-	°C	
Hysteresis TSDHYS			- 25		-	°C	
VDDQ UVLO Upper Threshold	VDDQUV+	Rising Edge; hysteresis = 55mV	-	0.9	1.3	V	
	dVTT0	1/2VREF - VTT, VREF = 1.8 V, IVTT = 0 to 3 A (Sink Current) IVTT = 0 to -3 A (Source Current)	-30	-	- 30	mV	
VTT with Respect to 1/2VREF		1/2VREF - VTT, VREF = 1.5 V, IVTT = 0 to 3 A (Sink Current) IVTT = 0 to -3 A (Source Current)	-30	-	- 30	mV	
REF Input Resistance	REF_R	VREF = 1.8 V	40	55	75	kΩ	
Source Current Limit	ILIMVTsrc	-	-	3.5	-	А	
Sink Current Limit	ILIMVTsnk	k -		3.5	-	Α	
Soft-Start Source Current Limit	ILIMVTSS	-	-	1.0	-	Α	
		VREF=1.8V, VDRV=5V	-	9	-		
Maximum Soft-Start Time	tssvttmax	VREF=1.5V, VDRV=5V	-	7	-	us	
VTTREF Source Current	IVTTR	VREF = 1.8 V or 1.5 V	15	-	-	mA	
VTTREF Accuracy Referred to	dVTTR	1/2VREF – VTTR, VREF = 1.8 V, IVTTR = 0 mA to 15 mA	-18	-	18	mV	
1/2VREF		1/2VREF – VTTR, VREF = 1.5 V, IVTTR = 0 mA to 15 mA	-15 -		15	mV	
VEN Pin Threshold High	VEN_H	-	1.4	-	-	V	
VEN Pin Threshold Low	VEN_L	-	-	-	0.5	V	
VEN Pin Input Current	IIN_VEN	VEN = 5.0 V	-	-	1.0	μA	





PIN FUNCTIONS


Pin #	Name	Description
1 DE	Q	Power input for VTT regulator. Connect to GND through 10uF ceramic capacitor. It is normally connected to the VDDQ of DDR memory rail.
2	VTT	Power output for the VTT LDO.
3	GND Exposed Pad	The exposed pad and GND pin must be connected to the same ground plane.
4 VT	TSEN	Kelvin sensed feedback signal.
5	VDRV	Chip bias Voltage.
6 RE	F	LDO signal input for generating VDDQ/2 reference.
7	EN	VTT regulator enable input. High to enable the chip.
8 VT	TREF	Buffered output for the system. The receiving end of the DDR memory cells needs this signal for their input comparator.



TYPICAL PERFORMANCE CHARACTERISTICS C1=C2=C3=10uF, C4 =C6=0.1uF, C7=4.7uF, V_{DRV}=5V, T_A=25°C unless otherwise noted. DDR Regulation DDR2 Regulation DDR3 Regulation 1.37 1.02 0.87 Output Voltage V_{TT} (V) Output Voltage V_{TT} (V) Dutput Voltage V_{TT} (V) 1.33 0.98 0.83 1.29 0.94 0.79 VDDQ=2.5V 1.25 VDDQ=2.5 0.9 0.75 VDDQ=1.8 1.21 0.86 0.7 /חחס= 5\ VDDQ=1.8 Vppo=1 8V 1.1 0.82 0.67 -5 -4 -3 -2 -1 0 1 2 3 4 5 -5 -4 -3 -2 -1 0 1 2 3 4 5 -5 -4 -3 -2 -1 0 1 2 3 4 5 Output Current ITT (A) Output Current $I_{TT}(A)$ Output Current $I_{TT}(A)$ **Sink Load Transient Source Over Current Protection** Source Load Transient VDDQ=VREF=1.8V, V TT=0.9V VDDQ=VREF=2.5V, V TT=0.9V, VSINK=1.8V VDDQ=VREF=2.5V. V TT=1.25V V_{TT} 10mV/div. Vin V_{TT} 2V/div









400ms/div

 $\mathsf{V}_{\mathsf{T}\mathsf{T}}$ 1V/div.


 I_{TT}

2A/div.















TYPICAL PERFORMANCE CHARACTERISTICS (continued) C1=C2=C3=10uF, C4 =C6=0.1uF, C7=4.7uF, V_{DRV} =5V, T_A =25°C unless otherwise noted.






Short Circuit Recovery VDDQ=VREF=2.5V, VTT=1.25V









DETAILED OPERATING DESCRIPTION




Figure 1—Functional Block Diagram

Control Logic

The internal control logic is powere d by VDRV. The IC is e nabled whe never both VDDQ UVL O and VDRV UVLO are pulled low. VTTREF output begins to track VREF/2. When the VTTEN pin is high, the VTT regulator is activated.

VTTREF Output

The VTTREF output tracks VREF/2 with $\pm 2\%$ accuracy. It has source current capability of up to 15 mA. VT TREF should be bypassed to analo g ground of the device by 1.0 μ F ceramic capacit or for stable operation.

The VTTREF is turned on as long as both VDDQ and VDRV are higher the UVLO threshold. VTTREF features a soft-start and tracks VREF/2.

Output Voltages Sensing

The VTT output voltage is sen sed across the VTTSEN and GND pins. The VTTSEN should be connected to the VTT regulation p oint, which is usually the VTT local bypass ca pacitor, via a direct sen se trace. The GND should be connected via a direct sense trace to the ground

of the VTT local bypass capacitor for load.

VDDQ UVLO Protection

For VDDQ undervoltage lockout (UVLO) protection, the MP2007 monitors VDDQ voltage. When the VDDQ volta ge is lower than UVLO threshold voltage, the VTT regulator is shut off.

Current Protection of VTT Active Terminator

To provide protection for the in ternal FETs, over current limit(OCL) of 3A is implemented.

The LDO has a constant overcurrent limit (OCL) at 3.5 A. Th is trip point is reduced to 1.0 A if the e output volta ge drops b elow 1/3 of the targe t voltage.



Thermal Consideration of VTT Active Terminator

The VTT terminator is designed to handle large transient ou tput current s. If large currents ar e required for very long d uration, then care should be taken to ensure the maximum junction temperature is not exceeded. The 8-pin MSOP with ExposedPAD has a thermal resistance of 50°C/W (dependent on air flow, and PCB design).

In order to take full a dvantage of the thermal capability o f this package, the exposed pad should be soldered dire ctly onto the PCB ground layer to allow good thermal contact. It is recommended that the PCB should have 10 to 15 vias with 0.3mm drill size underneath the exposed thermal pad connecting all the ground layers

Supply Voltage Undervoltage Monitor

The IC continuously monitors VDRV. If VDRV is set higher than its preset threshold and VTTEN is high too, the IC will start up.

Thermal Shutdown

When the chip jun ction temperature exceeds **150°C**, the entire IC is shutd own. The IC resumes normal operation only after the junction temperature dropping below **125°C**.

APPLICATION INFORMATION

Input Capacitor

Depending on the trace impedance from the power supply to the p art, transient increase of source current is supplied mostly b y the charg e from the VDDQ input capacitor. Use a 10 μ F (or more) ceramic capacit or to supply this transie nt charge. Provide more i nput capacitance as more output capacitance is u sed at VTT. In general, use 1/2 COUT for input.

Output Capacitor

For stable operation, total capacitance of the VTT output terminal can be equal or greater than 20μ F. Attach two 10 μ F ceramic capacitors in parallel to minimize the effect of ESR and ESL. If the ESR is greater than 10m Ω , i nsert an R-C filter between the output and the V TTSEN input to achieve loop stab ility. The R-C filter time constant sh ould be almost the same or slightly lower than the time constant of the output capacitor and its ESR.

VDRV Capacitor

Add a cera mic capacit or with a value between 1.0μ F and 4.7μ F placed close t o the VDRV pi n, to stabilize 5V from any parasitic impedance from the supply.

Thermal design

As the MP2007 is a linear regula tor, the VT T current flow in both source and sink direction s generate power dissipation from the device. In the sour ce phase, the potential difference between VDDQ and VTT times VTT current becomes the power dissipation, *Psource=(VDDQ-VTT) x Isource*

In this case, if VDDQ is conn ected to a n alternative power sup ply lower than VDDQ voltage, power loss can be decreased.

For the sink phase, VTT voltage is applied across the internal LDO reg ulator, and the power dissipation Psink is:

Psink=VTT x Isink

The device does not sink and source the current at the same time and s ource/sink current varies rapidly with time. The a ctual power dissipation to be considered for ther mal design is an avera ge of the above values over time. Another power consumption is the current used for internal control circuitry from VDDQ supply. This power needs to be effectively dissipate d from the package.

PCB Layout Guidelines

Good PCB layout design is critical to ensure high performance and stable operation of the DDR power controller. The following ite ms must b e considered when preparing PCB layout:

1. All high –current traces must be kept as sho rt and wide as possible to reduce power loss.

High-current traces are the trace from the input voltage terminal to VDDQ pin, the tr ace from the VTT output terminal to the load, t he trace from the input ground terminal to the VTT output ground terminal, and the trace from VTT output ground terminal to the GND pin.

Power handling and h eaksinking of high-current traces can be improved by also routing the same high-current traces in the other layers by the same pat h and jo ining the m together with multiple vias.

2. To ensure the proper function of the device, separated ground connections should be used for different parts of the application circuit according to their functions.

The VTT output cap acitor grou nd should be connected to the GND pin first with a short trace, it is then connected to the ground plane of GND. The input capacitor g round, the VTT output capacitor ground, the VDDQ decoupling capacitor g round should be connected to the GND plane.

3. The ther mal pad of the 8-pin M SOP package should to be connected to GND for better thermal performance. It is recommended to use a PCB with 1 oz or 2oz copper foil.

4. A separate sense trace should be used to connect the VTT point of regulation, which is usually the local bypass capacitor for load, to the VTTSEN pin.

5. Separat e sense tr ace shou ld be u sed to connect the VREF point of regulation to th e VTTREF pi n to ensure the accuracy of th e reference voltage to VTT.




6. VDDQ should be connected to VREF Inp ut with wide and short trace if VDDQ is used as the sourcing supply for VTT. An input capacitor of at least $10\,\mu$ F should be added close to the VDD Q

pin and bypassed to GND if e xternal voltage supply is used as the VTT sourcing supply.



PACKAGE INFORMATION



NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS w ill not assume any legal responsibility for any said applications.