

Ultra-Low-Noise Low-Dropout, 120mA Linear Regulator

DESCRIPTION

The MP2009 is an ultra low noise, low dropout linear regulator. The o utput voltage of MP2009 ranges from 1.5V to 4.5 V in 100mV increments and 1% a ccuracy by operating from a +2.0V to +6.0V input. It is designed to deliver up to 120mA continuous output current. It achieves a low 120mV dropout for full load current.

The MP200 9 uses an internal PMOS as the pass eleme nt, which consumes 50μ A supply current at no load condition. New innovative design techniques make MP2009 achieve ultralow output voltage noise of 16μ V_{RMS} without a noise bypass capacitor.

The MP200 9 are designed and optimized to work with low value, low cost ceramic capacitors in space-limiting and performance consideration. It requires only 1μ F (typ) of output capacitance for stability with any load. It is available in a 5-pin SC70 package.

FEATURES

- Space-Saving SC70 Package
- 16µV _{RMS} Output Noise (100Hz to 30kHz) No Bypass Capacitor Required
- 78dB PSRR at 1kHz
- 120mV Dropout at 120mA Load
- Stable with 1µF Cera mic Capacitor for Any Load
- Low 50µA Ground Current
- Very Fast Line and Load Transient Response with Small Input and Output Capacitor
- Current Limit and Thermal Protection

APPLICATIONS

- Cellular and Cordless Phones
- VCOs
- PDA and Palmtop Computers
- Digital Cameras
- Base Stations
- Wireless LANs
- Bluetooth Portable Radios and Accessories
- Portable and Battery-Powered Equipment

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION





ORDERING INFORMATION

Part Number*	Package	VOUT(V) To	o Marking	Free Air Temperature Range (T _A)
MP2009EE-1.5 1.5				
MP2009EE-1.8 1.8			8B	
MP2009EE-2.5 2.5			AQ	
MP2009EE-2.6 2.6				
MP2009EE-2.7 2.7				
MP2009EE-2.8 2.8	5-SC70			-20°C to +85°C
MP2009EE-2.85 2.8	5			
MP2009EE-3 3				
MP2009EE-3.3 3.3			9U	
MP2009EE-4.0 4.0			CG	
MP2009EE-4.5		4.5		

* Available options are identified by those with top marking. For other options, please contact factory to check availability.



ABSOLUTE MAXIMUM RATINGS (1)

Recommended Operating Conditions ⁽³⁾

Supply Input Voltage	2.0V to 6.0V
Enable Input Voltage	0V to 6.0V
Maximum Junction Temp. (T_J) .	+125°C

Thermal Resistance ⁽⁴⁾ θ_{JA} θ_{JC}

Notes:

- 1) Exceeding these ratings may cause permanent damage to the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T, $T_{J(MAX)}$, the junction-to-ambient therm al resistance, θ_{JA} , and t he ambient temperature, T_A. The maximum allowable power dissipation at any ambient temperature is calculated using: P $_{D(MAX)}$ =(T $_{J(MAX)}$ -T_A)/ θ_{JA} . Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal sh utdown. Inter rnal thermal shutdo wn circuitr y protects the device from per manent dam age. The rmal shutdown enga ges at T $_{J}$ =150°C(typ) and disengages a t T $_{J}$ =130°C (typ).
- 3) The device is not guaranteed to function outside its operating conditions.
- 4) Measured on JESD51-7 4-layer board.



ELECTRICAL CHARACTERISTICS

 $V_{IN} = V_{OUT}$ +0.5V, V_{EN} = V_{IN} , and C_{IN} =1 μ F, C_{OUT} =1 μ F, Typical values are at T_A=25°C, unless otherwise noted.

Parameter Sy	mbol	Conditions		Min	Тур	Мах	Units
Input Voltage Range	V _{IN}			2		6	V
		I _{OUT} =1mA,T _A =25°C -1				1	
Output Voltage Accuracy		I _{OUT} =100μA to 80mA,T _A =25°C -2				2	%
Calpar Voltage / looaraby		I _{OUT} =100μA to 80mA, T _A =-20°C ~85°C			±3		
Maximum Output Current	I _{OUT}			120			mA
	I _{LIM}	V _{OUT} =1.8V OUT=90% of nominal value		130 200		300	mA
Current Limit		V _{OUT} =2.5V OUT=90% of nominal value		160 2	30	330	mA
		V _{OUT} =3.3V OUT=90% of nominal value		180 2	50	350	mA
		V _{OUT} =1.8V, I _{OUT} =80mA			115	240	mV
		V _{OUT} =1.8V, I _{OUT} =120mA			172		mV
5)		V _{OUT} =2.5V, I _{OUT} =80mA			100	220	mV
Dropout Voltage		V _{OUT} =2.5V, I _{OUT} =120mA			140		mV
		V _{OUT} =3.3V, I _{OUT} =80mA			80	200	mV
		V _{OUT} =3.3V, I _{OUT} =120mA			120		mV
Ground Current	Ι _Q	I _{OUT} =0.05mA			50	90	μA
		V_{IN} =Vout-0.1V, I_{OUT} =0mA			50 90		
Line Regulation ⁽⁶⁾	V _{LNR}	$V_{\rm IN}$ =Vout+0.5V to 6V $I_{\rm OUT}$ =0.1mA		0.0	3		%/V
Load Regulation ⁽⁷⁾	V_{LDR}	I _{OUT} =1mA to 120mA			0.002		%/mA
Shutdown Supply Current	I _{SHDN} V	_{EN} =0	T _A =25°C		0.01	1	
			T _A =85°C		0.2		μA
	PSRR	F=1kHz, I _{OUT} =10mA			78		
Ripple Rejection		F=10kHz, I _{OUT} =10mA			75		dB
		F=100kHz, I _{OUT} =10mA			55		
		F=100Hz to 30kHz		16			μV _{RMS}
Output Noise Voltage		I _{LOAD} =10mA					
		F=100HZ to 30KHZ		17			
EN Startun delav ⁽⁸⁾		$R_{\rm exc} = 500$				150	116
		I LUAD-0032	T.=25°C			0.4	μ٥
V _{EN} Logic Low Level		V _{IN} =2V to 6V	$T_{A}=25^{\circ}C$			0.4	V
V _{EN} Logic High Level		V _{IN} =2V to 6V		1.5			V



ELECTRICAL CHARACTERISTICS (continued)

 $V_{IN} = V_{OUT}$ +0.5V, V_{EN} = V_{IN} , and C_{IN} =1 μ F, C_{OUT} =1 μ F, Typical values are at T_A=25°C, unless otherwise noted.

Parameter	Symbol	Conditions		Min	Тур	Max	Units
V _{EN} Input Bias Current		V _{IN} =6V,	T _A =25°C			1	μA
		V _{EN} =6V	T _A =85°C		0.01		
Thermal Shutdown ⁽⁹⁾					150		С°
Thermal Shutdown					20		°C
Hysteresis					20		0

Notes:

5) Dropout is defined as V_{IN} - V_{OUT} when V_{OUT} is 100mV below the value of V_{OUT} for V_{IN} = V_{OUT} +0.5V.

6) Line Regulation =
$$\frac{|V_{OUT[V_{IN(MAX)}]} - V_{OUT[V_{IN(MIN)}]}|}{(V_{IN(MAX)} - \mathcal{H}_{IN(MIN)}) V_{OUT(NOM)}}$$
 100(%/V)

7) Load Regulation =
$$\frac{|V_{\text{OUT[I_{\text{OUT[I_{NAX}]}}]} - V_{\text{OUT[I_{OUT[NAX]}]}|}}{(I_{\text{OUT(MAX)}} - *_{\text{OUT(MIN)}}) - V_{\text{OUT(NOM)}}} 100(\%/\text{mA})$$

- 8) Time needed for V_{OUT} to reach 90% of final value.
- 9) Guaranteed by design, not tested.



PIN FUNCTIONS

Pin #	Name	Description
1	IN	Input supply
2	GND	Common Ground
3 EN		When enable pin (EN) is high, the regulator turns on; when enable pin (EN) is low, the regulator shutdown.
4	NC	No Connection
5	OUT	Output of the regulator



TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} =2.3V, V_{OUT} =1.8V, C_{IN} =1µF, C_{OUT} =1µF, EN=2.3V, Typical Value at T_A = 25°C unless otherwise specified.





TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =2.3V, V_{OUT} =1.8V, C_{IN} =1µF, C_{OUT} =1µF, EN=2.3V, Typical Value at T_A = 25°C unless otherwise specified.



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =3.8V, V_{OUT} =3.3V, C_{IN} =1µF, C_{OUT} =1µF, EN=3.8V, Typical Value at T_A = 25°C unless otherwise specified.



┓╻║╼┸╼



TYPICAL PERFORMANCE CHARACTERISTICS (continued)

 V_{IN} =3.8V, V_{OUT} =3.3V, C_{IN} =1µF, C_{OUT} =1µF, EN=3.8V, Typical Value at T_A = 25°C unless otherwise specified.





FUNCTION BLOCK DIAGRAM



Figure1—Functional Block Diagram



OPERATION

The MP2009 is an ultra low noise, low dropou t, low-quiescent current linear regula tor designe d for space-restricted applications. It is intended for use in devices that requires very low voltage, low quiescent current such as wireless LAN, batterypowered equipment and hand-held equipment.

Internal P-Channel Pass Transistor

The MP20 09 features a 1.4 Ω P-channel MOSFET a s the pass transistor. It provide s several advantages over similar designs usin g PNP pass transistor. The P-chan nel MOSFE T requires no base drive, which reduces guiescent current considerably and increase the battery life. PNP-based regulators waste consider able current in dropout when the pass transisto r saturates. They also use high base-drive current under the large load condition. The MP2009 does not suffer f rom these problems and consume only 50µA of quiescent current in light load an d dropout mode.

Dropout Voltage

Dropout volt age is the minimum input to output differential voltage required for the regulator to maintain an output volt age within 100mV of it s nominal value. It determines the available end-oflife battery voltage in battery-powered systems. For the P-channel MOSFET pass element, the dropout voltage is a function of drain to source on resistance. Because the P-chan nel MOSF ET pass eleme nt behaves as a low-value resistor, the dropout voltage of MP2009 is very low.

Shutdown

The MP2009 can be switched ON or OFF by a logic input at the EN p in. A high voltage at this pin will turn the device on. When the EN pin is low, the regulator output is off. The EN pin should be tied to VIN to keep the regulator output always on if the applicat ion does no t require t he shutdown feature. Do not float the EN pin.

Current Limit and Thermal Protection

The MP2009 includes an independent current limit structure which monitors and controls the Pchannel MOSFET's gate voltage to limit t he guaranteed maximum output current to 120mA. Thermal protection tu rns off th e P-chann el MOSFET when the junction temperature exceeds +150°C, allowing the I C to cool. When the I C's junction temperature dr ops by 20° C, the PMOS will be turned on again. Thermal protection limits total power dissipation in the M P2009. For reliable ope ration, junct ion temperature should be limited to 125 °C maximum.



APPLICATION INFORMATION

Power Dissipation

The power dissipation for any package depend s on the thermal resistan ce of the ca se and circu it board, the temperature difference between the junction and ambient air, and the ra te of airflow. The power dissipat ion across the device can be represented by the equation:

$$\mathsf{P} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}$$

The allowable power dissipation can be calculated using the following equation:

$$P_{(MAX)} = (T_{Junction} - T_{Ambient}) / \theta_{JA}$$

Where (T Junction - T Ambient) is t he temperature difference between the junction n and the surrounding environment, θ_{JA} is the ther mal resistance from the junction to the ambient environment. Connecting the GND pin o f MP2009 to ground with a large ground plane will help the channel heat away.

Output Noise and PSRR

For the MP2009, an internal 50pF bypass capacitor with new innovative structure reduces output noises greatly. It does not need external bypass cap acitor for space-limitin g applications. The power supply rejection is 75dB at 10kHz and 55dB at 100kHz. (See the PSRR vs. Frequency graph in the Typical Performance Characteristics).

Input Capacitor Selection

Use a 1μ F capacitor on the input of the MP2009. Larger values will help to improve line transie nt response with the drawback of increased size . Ceramic capacitors are preferred, but tantalu m capacitors may also suffice.

Output Capacitor Selection

The MP2009 is designed specifically to work with very low ESR ceramic o utput capacitor in space-limiting and performan ce consider ation. Output capacitor of larger values will help to improve load transie nt response and reduce noise wit h the drawback of increa sed size. A 1µF ceramic capacitor with ESR lower than 3 Ω is sufficient for the MP2009 application circuit. (See the Region of Stable C_{OUT} ESR vs. Load Current graph in the Typical Performance Characteristics)



PCB LAYOUT GUIDE

PCB layout is very important to achieve good regulation, ripple rejection, transient response and thermal performance. I t is highly recommended to duplicate EVB layout for optimum performance.

If change is ne cessary, please f ollow these guidelines and take figure 2 for reference.

- Input and output bypass ceramic capacitors are suggested to be put close to the IN Pin and OUT Pin respectively.
- Ensure all feedback connections a re short and direct. Place the feedback resistors and compensation components as clo se to the chip as possible.
- Connect IN, OUT a nd especia Ily GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.



Figure 2 — MP2009 Typical Application Circuit



Figure 3—MP2009 Top Layer



PACKAGE INFORMATION



TOP VIEW



FRONT VIEW



DETAIL "A"



RECOMMENDED LAND PATTERN



SIDE VIEW



- 1) ALL DIMENSIONS ARE IN MILLIMETERS
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH PROTRUSION OR GATE BURR
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY(BOTTOM OF LEADS AFTER FORMING SHALL BE 0.10 MILLIMETERS MAX
- 5) DRAWING CONFORMS TO JEDEC MO203, VARIATION AA
- 6) DRAWING IS NOT TO SCALE

NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third party Int ellectual Property rights are n ot infringed u pon when integrating MPS product s into any application. MPS will not assume any legal responsibility for any said applications.