dvance

PAL24R10-10 Series

10 ns 28-pin TTL Programmable Array Logic

Advanced Micro Devices

DISTINCTIVE CHARACTERISTICS

- 10 ns maximum propagation delay
- f_{MAX} = 55.5 MHz
- 8 ns maximum from clock input to data output
- Center V_{CC} and GND pins provide clean signals
- 28-pin version of popular architectures: 24L10, 24R10, 24R8, 24R4
- Programmable replacement for high-speed TTL logic

- Power-up reset for initialization
- Register preload for testability
- Easy design with PALASM® software
- Programmable on standard PAL[®] device programmers
- 28-pin SKINNYDIP® and PLCC packages save space

GENERAL DESCRIPTION

The PAL24R10-10 Series (PAL24L10-10, PAL24R10-10, PAL24R8-10, PAL24R4-10) is a high-speed 28-pin version of the standard PAL16R8 and PAL20R8 Series. With a 10-ns maximum propagation delay time, the PAL24R10-10 Series provides high speed in a 28-pin TTL PAL device family, making the series ideal for high-performance applications. The PAL24R10-10 Series adds two more inputs and two output or I/O pins to the standard 20R8 Series to take advantage of all the pins in the 28-pin PLCC package.

The family utilizes Advanced Micro Devices' advanced oxide-isolated bipolar process and fuse-link technology. The devices provide user-programmable logic for replacing conventional SSI/MSI gates and flip-flops at a reduced chip count. Power and ground have been placed on the center pins of the device, a configuration that minimizes ground bounce.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs. In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback

Product terms with all fuses opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.


The entire PAL device family is supported by the PALASM software package. The PAL family is programmed on conventional PAL device programmers with appropriate personality and socket adapter modules. Once the PAL device is programmed and verified an additional fuse may be opened to prevent pattern readout. This feature secures proprietary circuits.

PRODUCT SELECTOR GUIDE

DEVICE	DEDICATED INPUTS	OUTPUTS	PRODUCT TERMS/ OUTPUT	FEEDBACK	ENABLE
PAL24L10-10	16	8 comb. 2 comb.	7 7	1/0	prog. prog.
PAL24R10-10	14	10 reg.	8	reg.	pin
PAL24R8-10	14	8 reg. 2 comb.	8 7	reg. I/O	pin prog.
PAL24R4-10	14	4 reg. 6 comb.	8 7	reg. I/O	pin prog.


PAL, PALASM, and SKINNYDIP are registered trademarks of Advanced Micro Devices. This part is covered by various U.S. and foreign patents owned by Advanced Micro Devices Publication # 12721 Rev A Amendment /0 Issue Date, January 1990


12721-004A



12721-001A


BLOCK DIAGRAMS






12721-003A

CONNECTION DIAGRAMS Top View





Note	24L10	24R10	24R8	24R4
1	l ₀	CLK	CLK	CLK
2	l ₁₅	ŌĒ	ŌĒ	Œ
3	O ₁	O ₁	I/O ₁	I/O ₁
4	I/O ₂	O ₂	O ₂	I/O ₂
5	I/O ₃	O ₃	O ₃	I/O ₃
60	1/04	O ₄	O ₄	O ₄
7	1/O ₅	O ₅	O ₅	O ₅
8	I/O ₆	O ₆	O ₆	O ₆
9	I/O ₇	O ₇	O ₇	O ₇
10	I/O ₈	О8	O ₈	I/O ₈
11	I/O ₉	O ₉	O ₉	I/O ₉
12	O ₁₀	O ₁₀	1/010	I/O ₁₀

Note:

Pin 1 is marked for orientation,


PIN DESIGNATIONS

CLK Clock
GND Ground
I Input
I/O Input/Output
O Output
OE Output Enable
Vcc Supply Voltage

ORDERING INFORMATION **Commercial Products**

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:

- a. Family Type
- b. Number of Array Inputs
- c. Output Type
- d. Number of Outputs
- e. Speed
- f. Package Type
- g. Operating Conditions
 h. Optional Processing



Valid Combinations				
PAL24L10-10				
PAL24R10-10	PC, JC			
PAL24R8-10	7			
PAL24R4-10]			

Valid Combinations

The Valid Combinations table lists configurations planned to be supported in volume for this device.

Consult the local AMD sales office to confirm availability of specific valid combinations, and to check on newly released combinations.

Note: Marked with AMD logo.

FUNCTIONAL DESCRIPTION Standard 28-pin PAL Family

The standard bipolar 28-pin PAL family devices have common electrical characteristics and programming procedures. Four different devices are available, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Utilizing an easily-implemented programming algorithm, these products can be rapidly programmed to any customized pattern. Information on approved programmers can be found in the Programmer Reference Guide. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

Variable Input/Output Pin Ratio

The registered devices have fourteen dedicated input lines, and each combinatorial output is an I/O pin. The PAL24L10-10 has sixteen dedicated input lines, and eight of the ten combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Voc or GND.

Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock input.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL24R10-10 Series will be HIGH due to the active-low outputs. The Vcc rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The register on the PAL24R10-10 Series can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Fuse

After programming and verification, a PAL24R10-10 Series design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is unprogrammed.


Quality and Testability

The PAL24R10-10 Series offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology


The PAL24R10-10 Series is fabricated with AMD's advanced oxide-isolated bipolar process. This process reduces parasitic capacitances and minimum geometries to provide higher performance. The array connections are formed with proven TiW fuses for reliable operation.

LOGIC DIAGRAM



12721-007A

LOGIC DIAGRAM 24R10 CLK 1-D 11 2-13 28 44 12 3-2 27 4₃ **>**-26 0₁0 l₃ [4]—[**3 D** 25 0₉ 14 5-12 **ქა** 24 08 15 6-2 **}**~-23 °₇ Vcc 7 16 B - 12 **├**~-22 0₆ 17 9-12 **∑∽**-20 0₅ ¹8 ⑩**─┣**₹ 19 04 ¹9 <u>11</u>} 18 ℃ 1012-2 17 02 l₁₁ 13 **├**~ 16 0₁ 1214 **♦**-15 ē 12721-008A



LOGIC DIAGRAM 24R4 CLK 1-D 11 12 15 16 19 20 23 24 27 28 31 32 35 36 39 40 43 44 47 1₁ 2-28 44 10 3 - 12 27 43 26 VO₁₀ 13 4 25 VO₉ I₄ 5---24 VO₈ 15 6-2 23 07 Vcc[7] ¹6 **8** → **1**5∞-22 0₆ 17 9-2 **>**--20 ○₅ l₈ 10− 🔀 ₽ 19 04 l₉ 11− -[18] I/O₃ 110 12--17 W2 4113 16 VO1 11214 **♦**-15 Œ 15 16 19 20 23 24 27 28 12721-010A

ABSOLUTE MAXIMUM RATINGS

Storage Temperature

-65°C to +150°C

•

Power Applied

Supply Voltage with

Ambient Temperature with

-55°C to +125°C

Respect to Ground

-0.5 V to +7.0 V

DC Input Voltage

 $-1.2 \text{ V to V}_{CC} + 0.5 \text{ V}$

DC Output or I/O Pin Voltage

ity. Programming conditions may differ.

-0.5 V to V_{CC} + 0.5 V

Static Discharge Voltage

2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliabil-

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)

Operating in Free Air

0°C to +75°C

Supply Voltage (Vcc)

with Respect to Ground

+4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges in as a gravise specified

Parameter Symbol	Parameter Description	Test Complion	Min.	Max.	Unit
Vон	Output HIGH Voltage	loн 2 n V = worVı∟ Vol = Min.	2.4		V
V _{OL}	Output LOW Voltage	$\begin{array}{c} I_{IN} = V_{IH} \text{ or } V_{IL} \\ V_{CC} = Min. \end{array}$		0.5	٧
V _{IH}	Input HIGH Volume	Voltage for all Inputs (Note 1)	2.0		٧
V _{IL}	Inn C. V. age	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vi	In clamp oltage	I _{IN} = -18 mA, V _{CC} = Min.		-1.2	٧
liH	Input UGH Current	V _{IN} = 2.7 V, V _{CC} = Max. (Note 2)		25	μА
1 _{IL}	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max. (Note 2)		-250	μΑ
lı	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max.		100	μΑ
Іохн	Off-State Output Leakage Current HIGH	V _{OUT} = 2.7 V, V _{CC} = Max. V _{IN} = V _{IH} or V _{IL} (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	V _{OUT} = 0.4 V, V _{CC} = Max. V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max. (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (lout = 0 mA) V _{CC} = Max.		210	mA

Notes:

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- Not more than one output should be shorted at a time. Duration of the short-circuit should not exceed one second.
 VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур.	Unit
CiN	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V	7	_
Соит	Output Capacitance	V _{OUT} = 2.0 V	T _A = +25°C f = 1 MHz	8	pF

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.


SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Desc	ription			Min. (Note(3)	Max.	Unit
			24L10, 24R8 24R4	3	10	ns
Setup Time from	Input or Feedback to	Cłock		10		ns
Hold Time						ns
Clock to Output				2	8	ns
Clock to Feedbac	ck (Note 4)				7	ns
Clock Width	LOW	THE TAIL	24R10, 24R8	7		ns
1	HIGH	11 11 12	24R4	7		กร
Marriano	Extend Feed ok	1/Ls + tco)]	55.5		MHz
Frequency	temal redba	1/(ts + tcr)	1	58.8		MHz
(Note 5)	l eedb	1/(twH + twL)		71.4		MHz
OF CO.	1e			1	10	ns
OE uput	able]	1	10	ns
Input Output E	nable Using Product	Term Control	24L10, 24R8	3	10	ns
Input to Output D	isable Using Product	Term Control	24R4	3	10	ns
	Input or Feedbac Combinatorial Ou Setup Time from Hold Time Clock to Output Clock to Feedbac Clock Width Maximum Frequency (Note 5) OF DE Input Output E	Hold Time Clock to Output Clock to Feedback (Note 4) Clock Width HIGH Maximum Frequency (Note 5) DE Compute Sable Input Output Enable Using Product	Input or Feedback to Combinatorial Output Setup Time from Input or Feedback to Clock Hold Time Clock to Output Clock to Feedback (Note 4) Clock Width LOW HIGH Maximum Frequency (Note 5) Legeback It to tell the feedback (It to tell) The combine of the feedback (It to tell) Low HIGH Low High External Feedback (It to tell) Low Low High Low Low Low Low Low Low Low Lo	Input or Feedback to Combinatorial Output Setup Time from Input or Feedback to Clock Hold Time Clock to Output Clock to Feedback (Note 4) Clock Width LOW HIGH Extent Feedback (Note 4) Extent Feedback (Note 4) Itematic redback (Note 4) OF part of the product Term Control Input Output Enable Using Product Term Control 24L10, 24R8 24R10, 24R8	Parameter Description	Parameter Description

Notes:

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums are measured under best-case conditions.
- 4. Calculated from measured fMAX internal.
- These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.

SWITCHING WAVEFORMS Input or Input or Feedback Feedback Combinatorial Output Clock 12015-010A Combinatorial Output Registered Output 12015-012A **Registered Output** CLK ts + tcF Clock ts REGISTER LOGIC tcF 12149-025A Clock to Feedback (fMAX Internal) See Path at Right 12015-021A Input tea tεr Clock Output 12015-013A 12015-011A



OE to Output Disable/Enable


Input to Output Disable/Enable

Notes:

- 1. V_T = 1.5 V
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2-4 ns typical.


Clock Width

KEY TO SWITCHING WAVEFORMS



KS000010-PAL


SWITCHING TEST CIRCUIT



12350-019A

			Commercial		Commercial		Measured
Specification	S ₁	CL	R ₁	R ₂	Output Value		
tpp, tco, tcr	Closed				1.5 V		
tpzx, tea	Z → H: Open Z → L: Closed	50 pF	200 Ω	390 Ω	1.5 V		
t _{РХZ} , t _Е п	H → Z: Open L → Z: Closed	5 pF			$H \rightarrow Z$: $V_{OH} \sim 0.5 \text{ V}$ L $\rightarrow Z$: $V_{OL} + 0.5 \text{ V}$		

INPUT/OUTPUT EQUIVALENT SCHEMATICS




OUTPUT REGISTER PRELOAD

The preload function allows the register to be loaded from the output pins. This feature aids functional testing of sequential designs by allowing direct setting of output states. The procedure for preloading follows.

- 1. Raise V_{CC} to V_{CCH}.
- 2. Set OE to Vihp to disable output registers.
- Apply either V_{IHP} or V_{ILP} to all registered outputs. Use V_{IHP} to preload a HIGH in the flip-flop; use V_{ILP} to preload a LOW in the flip-flop. Leave combinatorial outputs floating.

- 4. Pulse pin 13 to V_{HH}, then back to V_{ILP}.
- 5. Remove VILP/VIHP from all registered output pins.
- 6. Lower \overline{OE} to V_{ILP} to enable the output registers.
- Verify V_{OL}/V_{OH} at all registered output pins. Note that because of the output inverter, a register that has been preloaded HIGH will provide a LOW at the output.

Parameter Symbol	Parameter Description	Min.	Rec.	Max.	Unit
V _{нн}	Super-level input voltage	19.5	20	20.5	V
V _{ILP}	Low-level input voltage	0	0	0.5	٧
VIHP	High-level input voltage	2.4	5.0	5.5	٧
Vccн	Power supply during preload	4.5	5.0	5.5	٧
to	Delay time	100	200	1000	ns



10294-004B

Output Register Preload Waveform


POWER-UP RESET

The power-up reset feature ensures that all flip-flops will be reset to LOW after the device has been powered up. The output state will be HIGH due to the inverting output buffer. This feature is valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways Vcc

can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- 1. The V_{CC} rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Description	Max.	Unit
ten	Power-up Reset Time	1000	ns
ts	Input or Feedback Setup Time	See Switch	ing
twL	Clock Width LOW	Characteris	tics



Power-Up Reset Waveform