# FSQ0365，FSQ0265，FSQ0165，FSQ321，FSQ311 Green Mode Fairchild Power Switch（FPS ${ }^{\text {TM }}$ ）for Valley Switching Converter－Low EMI and High Efficiency 

## Features

－Optimized for Valley Switching（VSC）
－Low EMI through Variable Frequency Control and Inherent Frequency Modulation
－High－Efficiency through Minimum Voltage Switching
－Narrow Frequency Variation Range over Wide Load and Input Voltage Variation
－Advanced Burst－Mode Operation for Low Standby Power Consumption
－Pulse－by－Pulse Current Limit
－Various Protection Functions：Overload Protection （OLP），Over－Voltage Protection（OVP），Abnormal Over－Current Protection（AOCP），Internal Thermal Shutdown（TSD）
－Under－Voltage Lockout（UVLO）with Hysteresis
－Internal Start－up Circuit
－Internal High－Voltage SenseFET（650V）
－Built－in Soft－Start（15ms）

## Applications

■ Power Supply for DVP Player and DVD Recorder， Set－Top Box
－Adapter
－Auxiliary Power Supply for PC，LCD TV，and PDP TV

## Related Application Notes

－AN－4137，AN－4141，AN－4147，AN－4150（Flyback）
－AN－4134（Forward）

## Description

A Valley Switching Converter generally shows lower EMI and higher power conversion efficiency than a conventional hard－switched converter with a fixed switching frequency．The FSQ－series is an integrated Pulse－Width Modulation（PWM）controller and SenseFET specifically designed for valley switching operation with minimal external components．The PWM controller includes an integrated fixed－frequency oscillator，Under－Voltage Lockout，Leading Edge Blanking（LEB），optimized gate driver，internal soft－start， temperature－compensated precise current sources for loop compensation，and self－protection circuitry．

Compared with discrete MOSFET and PWM controller solutions，the FSQ－series reduces total cost，component count，size and weight；while simultaneously increasing efficiency，productivity，and system reliability．This device provides a basic platform that is well suited for cost－ effective designs of valley switching fly－back converters．

Ordering Information

| Product Number ${ }^{(5)}$ | PKG. | Operating Temp. | Current Limit | $\mathrm{R}_{\mathrm{DS}(\mathrm{ON})}$ Max. | Maximum Output Power ${ }^{(1)}$ |  |  |  | Replaces Devices |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | 230VAC $\pm 15 \%{ }^{(2)}$ |  | 85-265VAC |  |  |
|  |  |  |  |  | Adapter ${ }^{(3)}$ | Open-Frame ${ }^{(4)}$ | Adapter ${ }^{(3)}$ | Open-Frame ${ }^{(4)}$ |  |
| FSQ311 | 8-DIP | -40 to +85C | 0.6A | $19 \Omega$ | 7W | 10W | 6W | 8W | $\begin{aligned} & \text { FSDL321 } \\ & \text { FSDM311 } \end{aligned}$ |
| FSQ311L | 8-LSOP |  |  |  |  |  |  |  |  |
| FSQ321 | 8-DIP | -40 to $+85^{\circ} \mathrm{C}$ | 0.6A | $19 \Omega$ | 8W | 12W | 7W | 10W | FSDL321 <br> FSDM311 |
| FSQ321L | 8-LSOP |  |  |  |  |  |  |  |  |
| FSQ0165RN | 8-DIP | -40 to $+85^{\circ} \mathrm{C}$ | 0.9A | $10 \Omega$ | 10W | 15W | 9W | 13W | FSDL0165RN |
| FSQ0165RL | 8-LSOP |  |  |  |  |  |  |  |  |
| FSQ0265RN | 8-DIP | -40 to $+85^{\circ} \mathrm{C}$ | 1.2A | $6 \Omega$ | 14W | 20W | 11W | 16W | FSDM0265RN FSDM0265RNB |
| FSQ0265RL | 8-LSOP |  |  |  |  |  |  |  |  |
| FSQ0365RN | 8-DIP | -40 to $+85^{\circ} \mathrm{C}$ | 1.5A | $4.5 \Omega$ | 17.5W | 25W | 13W | 19W | FSDM0365RN FSDM0365RNB |
| FSQ0365RL | 8-LSOP |  |  |  |  |  |  |  |  |

## Notes:

1. The junction temperature can limit the maximum output power.
2. $230 \mathrm{~V}_{\mathrm{AC}}$ or $100 / 115 \mathrm{~V}_{\mathrm{AC}}$ with doubler. The maximum power with CCM operation.
3. Typical continuous power in a non-ventilated enclosed adapter measured at $50^{\circ} \mathrm{C}$ ambient temperature.
4. Maximum practical continuous power in an open-frame design at $50^{\circ} \mathrm{C}$ ambient.
5. Pb-free package per JEDEC J-STD-020B.

## Typical Circuit



Figure 1. Typical Flyback Application

## Internal Block Diagram



Figure 2. Functional Block Diagram

## Pin Configuration



Figure 3. Pin Configuration (Top View)

Pin Definitions

| Pin \# | Name | Description |
| :---: | :---: | :--- |
| 1 | GND | SenseFET source terminal on primary side and internal control ground. |
| 2 | Vcc | Positive supply voltage input. Although connected to an auxiliary transformer winding, current <br> is supplied from pin 5 (Vstr) via an internal switch during startup (see Internal Block Diagram <br> Section). It is not until V ${ }_{\text {cc reach reas the UVLO upper threshold (12V) that the internal start-up }}$ <br> switch opens and device power is supplied via the auxiliary transformer winding. |
| 3 | Vfb | The feedback voltage pin is the non-inverting input to the PWM comparator. It has a 0.9mA <br> current source connected internally while a capacitor and optocoupler are typically connected <br> externally. There is a time delay while charging external capacitor Cfb from 3V to 6V using an <br> internal 5 $\mu \mathrm{A}$ current source. This time delay prevents false triggering under transient condi- <br> tions but still allows the protection mechanism to operate under true overload conditions. |
| 4 | Sync | This pin is internally connected to the sync-detect comparator for valley switching. Typically the <br> voltage of the auxiliary winding is used as Sync input voltage and external resistors and capac- <br> itor are needed to make time delay to match valley point. The threshold of the internal sync <br> comparator is 0.7V/0.2V. |
| 5 | Vstr | This pin is connected to the rectified AC line voltage source. At start-up the internal switch sup- <br> plies internal bias and charges an external storage capacitor placed between the Vcc pin and <br> ground. Once the Vcc reaches 12V, the internal switch is opened. |
| $6,7,8$ | Drain | The drain pins are designed to connect directly to the primary lead of the transformer and are <br> capable of switching a maximum of 700V. Minimizing the length of the trace connecting these <br> pins to the transformer will decrease leakage inductance. |

## Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only. $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified.

| Symbol | Characteristic |  | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $V_{\text {STR }}$ | $\mathrm{V}_{\text {str }}$ Pin Voltage |  | 500 |  | V |
| $\mathrm{V}_{\mathrm{DS}}$ | Drain Pin Voltage |  | 650 |  | V |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage |  |  | 20 | V |
| $V_{\text {FB }}$ | Feedback Voltage Range |  | -0.3 | 9.0 | V |
| $\mathrm{V}_{\text {Sync }}$ | Sync Pin Voltage Range |  | -0.3 | 9.0 | V |
| $\mathrm{I}_{\text {DM }}$ | Drain Current Pulsed ${ }^{(6)}$ | FSQ0365 |  | 12 | A |
|  |  | FSQ0265 |  | 8 |  |
|  |  | FSQ0165 |  | 4 |  |
|  |  | FSQ321/311 |  | 1.5 |  |
| $E_{\text {AS }}$ | Single Pulsed Avalanche Energy ${ }^{(7)}$ | FSQ0365 |  | 230 | mJ |
|  |  | FSQ0265 |  | 140 |  |
|  |  | FSQ0165 |  | 50 |  |
|  |  | FSQ321/311 |  | 10 |  |
| $\mathrm{P}_{\mathrm{D}}$ | Total Power Dissipation |  |  | 1.5 | W |
| $\mathrm{T}_{\mathrm{J}}$ | Recommended Operating Junction Temperature |  | -40 | Internally limited | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\mathrm{A}}$ | Operating Ambient Temperature |  | -40 | 85 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {STG }}$ | Storage Temperature |  | -55 | 150 | ${ }^{\circ} \mathrm{C}$ |
| ESD | Human Body Model ${ }^{(8)}$ |  | CLASS1 C |  |  |
|  | Machine Model ${ }^{(8)}$ |  | CLASS B |  |  |

Notes:
6. Repetitive rating: Pulse width limited by maximum junction temperature.
7. $L=51 \mathrm{mH}$, starting $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$.
8. Meets JEDEC standards JESD22-A114 and JESD22-A115.

## Thermal Impedance

| Symbol | Parameter | Value | Unit |
| :---: | :--- | :---: | :---: |
| 8-DIP ${ }^{(9)}$ |  |  |  |
| $\theta_{\mathrm{JA}}{ }^{(10)}$ | Junction-to-Ambient Thermal Resistance | 80 |  |
| $\theta_{\mathrm{JC}}{ }^{(11)}$ | Junction-to-Case Thermal Resistance | 20 |  |
| $\theta_{\mathrm{JT}}{ }^{(12)}$ | Junction-to-Top Thermal Resistance | 35 |  |

## Notes:

9. All items are tested with the standards JESD 51-2 and 51-10 (DIP).
10. Free-standing, with no heat-sink, under natural convection.
11. Infinite cooling condition - refer to the SEMI G30-88.
12. Measured on the package top surface.

## Electrical Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter |  | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SenseFET Section |  |  |  |  |  |  |  |
| $B V_{\text {DSS }}$ | Drain Source Breakdown Voltage |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=100 \mu \mathrm{~A}$ | 650 |  |  | V |
| $\mathrm{I}_{\text {DSS }}$ | Zero-Gate-Voltage Drain Current |  | $\mathrm{V}_{\mathrm{DS}}=560 \mathrm{~V}$ |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\text {DS(ON) }}$ | Drain-Source On-State Resistance ${ }^{(13)}$ | FSQ0365 | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{D}}=0.5 \mathrm{~A}$ |  | 3.5 | 4.5 | $\Omega$ |
|  |  | FSQ0265 |  |  | 5.0 | 6.0 |  |
|  |  | FSQ0165 |  |  | 8.0 | 10.0 |  |
|  |  | FSQ321/311 |  |  | 14.0 | 19.0 |  |
| $\mathrm{C}_{\text {SS }}$ | Input Capacitance | FSQ0365 | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=25 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 315 |  | pF |
|  |  | FSQ0265 |  |  | 550 |  |  |
|  |  | FSQ0165 |  |  | 250 |  |  |
|  |  | FSQ321/311 |  |  | 162 |  |  |
| $\mathrm{C}_{\text {OSS }}$ | Output Capacitance | FSQ0365 | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=25 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 47 |  | pF |
|  |  | FSQ0265 |  |  | 38 |  |  |
|  |  | FSQ0165 |  |  | 25 |  |  |
|  |  | FSQ321/311 |  |  | 18 |  |  |
| $\mathrm{C}_{\text {RSS }}$ | Reverse Transfer Capacitance | FSQ0365 | $\mathrm{V}_{\mathrm{GS}}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DS}}=25 \mathrm{~V}, \mathrm{f}=1 \mathrm{MHz}$ |  | 9.0 |  | pF |
|  |  | FSQ0265 |  |  | 17.0 |  |  |
|  |  | FSQ0165 |  |  | 10.0 |  |  |
|  |  | FSQ321/311 |  |  | 3.8 |  |  |
| $\mathrm{t}_{\mathrm{d}(\mathrm{on})}$ | Turn-On Delay Time | FSQ0365 | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 11.2 |  | ns |
|  |  | FSQ0265 |  |  | 20.0 |  |  |
|  |  | FSQ0165 |  |  | 12.0 |  |  |
|  |  | FSQ321/311 |  |  | 9.5 |  |  |
| $\mathrm{t}_{\mathrm{r}}$ | Rise Time | FSQ0365 | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 34 |  | ns |
|  |  | FSQ0265 |  |  | 15 |  |  |
|  |  | FSQ0165 |  |  | 4 |  |  |
|  |  | FSQ321/311 |  |  | 19 |  |  |
| $\mathrm{t}_{\mathrm{d} \text { (off) }}$ | Turn-Off Delay Time | FSQ0365 | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 28.2 |  | ns |
|  |  | FSQ0265 |  |  | 55.0 |  |  |
|  |  | FSQ0165 |  |  | 30.0 |  |  |
|  |  | FSQ321/311 |  |  | 33.0 |  |  |
| $\mathrm{t}_{\mathrm{f}}$ | Fall Time | FSQ0365 | $\mathrm{V}_{\mathrm{DD}}=350 \mathrm{~V}, \mathrm{I}_{\mathrm{D}}=25 \mathrm{~mA}$ |  | 32 |  | ns |
|  |  | FSQ0265 |  |  | 25 |  |  |
|  |  | FSQ0165 |  |  | 10 |  |  |
|  |  | FSQ321/311 |  |  | 42 |  |  |
| Control Section |  |  |  |  |  |  |  |
| ton.maX1 | Maximum On Time1 | All but Q321 | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 10.5 | 12.0 | 13.5 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {ON.MAX2 }}$ | Maximum On Time2 | Q321 | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}$ | 6.35 | 7.06 | 7.77 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{B} 1}$ | Blanking Time1 | All but Q321 |  | 13.2 | 15.0 | 16.8 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{B} 2}$ | Blanking Time2 | Q321 |  | 7.5 | 8.2 |  | $\mu \mathrm{s}$ |

Electrical Characteristics (Continued)
$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ unless otherwise specified.

| Symbol | Parameter |  | Condition | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{w}}$ | Detection Time Window |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\text {sync }}=0 \mathrm{~V}$ |  | 3.0 |  | $\mu \mathrm{s}$ |
| $\mathrm{f}_{\mathrm{S} 1}$ | Initial Switching Freq. 1 | All but Q321 |  | 50.5 | 55.6 | 61.7 | kHz |
| $\mathrm{f}_{\mathrm{S} 2}$ | Initial Switching Freq. 2 | Q321 |  | 84.0 | 89.3 | 95.2 | kHz |
| $\Delta \mathrm{f}_{\mathrm{S}}$ | Switching Frequency Variation ${ }^{(14)}$ |  | $-25^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<85^{\circ} \mathrm{C}$ |  | $\pm 5$ | $\pm 10$ | \% |
| $\mathrm{I}_{\text {FB }}$ | Feedback Source Current |  | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ | 700 | 900 | 1100 | $\mu \mathrm{A}$ |
| $\mathrm{D}_{\text {MIN }}$ | Minimum Duty Cycle |  | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  |  | 0 | \% |
| $\mathrm{V}_{\text {START }}$ | UVLO Threshold Voltage |  | After turn-on | 11 | 12 | 13 | V |
| $\mathrm{V}_{\text {STOP }}$ |  |  | 7 | 8 | 9 | V |
| $\mathrm{t}_{\mathrm{S} / \mathrm{S} 1}$ | Internal Soft-Start Time1 | All but Q321 |  | With free-running frequency |  | 15 |  | ms |
| $\mathrm{t}_{\mathrm{S} / \mathrm{S} 2}$ | Internal Soft-Start Time2 | Q321 | With free-running frequency |  | 10 |  | ms |
| Burst Mode Section |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {BURH }}$ | Burst-Mode Voltage |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{t}_{\mathrm{PD}}=200 \mathrm{~ns}^{(15)}$ | 0.45 | 0.55 | 0.65 | V |
| $\mathrm{V}_{\text {BURL }}$ |  |  | 0.25 | 0.35 | 0.45 | V |
| $\mathrm{V}_{\text {BUR(HYS) }}$ |  |  |  | 200 |  | mV |
| Protection Section |  |  |  |  |  |  |  |
| $\mathrm{I}_{\text {LIM }}$ | Peak Current Limit | FSQ0365 |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{di} / \mathrm{dt}=240 \mathrm{~mA} / \mu \mathrm{s}$ | 1.32 | 1.50 | 1.68 | A |
|  |  | FSQ0265 |  | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{di} / \mathrm{dt}=200 \mathrm{~mA} / \mu \mathrm{s}$ | 1.06 | 1.20 | 1.34 |  |
|  |  | FSQ0165 | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{di} / \mathrm{dt}=175 \mathrm{~mA} / \mu \mathrm{s}$ | 0.8 | 0.9 | 1.0 |  |
|  |  | FSQ321 | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{di} / \mathrm{dt}=125 \mathrm{~mA} / \mu \mathrm{s}$ | 0.53 | 0.60 | 0.67 |  |
|  |  | FSQ311 | $\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{di} / \mathrm{dt}=112 \mathrm{~mA} / \mu \mathrm{s}$ | 0.53 | 0.60 | 0.67 |  |
| $\mathrm{V}_{\text {SD }}$ | Shutdown Feedback Voltage |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ | 5.5 | 6.0 | 6.5 | V |  |
| $\mathrm{I}_{\text {DELAY }}$ | Shutdown Delay Current |  | $\mathrm{V}_{\mathrm{FB}}=5 \mathrm{~V}$ | 4 | 5 | 6 | $\mu \mathrm{A}$ |  |
| $\mathrm{t}_{\text {LEB }}$ | Leading-Edge Blanking Time ${ }^{(14)}$ |  |  |  | 200 |  | ns |  |
| $\mathrm{V}_{\text {OVP }}$ | Over-Voltage Protection |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2 \mathrm{~V}$ | 5.5 | 6.0 | 6.5 | V |  |
| tovp | Over-Voltage Protection Blanking Time |  |  | 2 | 3 | 4 | $\mu \mathrm{s}$ |  |
| $\mathrm{T}_{\text {SD }}$ | Thermal Shutdown Temperature ${ }^{(14)}$ |  |  | 125 | 140 | 155 | ${ }^{\circ} \mathrm{C}$ |  |
| Sync Section |  |  |  |  |  |  |  |  |
| $\mathrm{V}_{\text {SH }}$ | Sync Threshold Voltage |  |  | 0.55 | 0.70 | 0.85 | V |  |
| $V_{S L}$ |  |  |  | 0.14 | 0.20 | 0.26 | V |  |
| $\mathrm{t}_{\text {Sync }}$ | Sync Delay Time ${ }^{(14)(16)}$ |  |  |  | 300 |  | ns |  |
| Total Device Section |  |  |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{OP}}$ | Oper. Supply Current (Control Part Only) |  | $\mathrm{V}_{\mathrm{CC}}=15 \mathrm{~V}$ | 1 | 3 | 5 | mA |  |
| IStart | Start Current |  | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{START}}-0.1 \mathrm{~V} \\ & \text { (before } \mathrm{V}_{\mathrm{CC}} \text { reaches } \mathrm{V}_{\mathrm{START}} \text { ) } \end{aligned}$ | 270 | 360 | 450 | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{CH}}$ | Start-up Charging Current |  | $\mathrm{V}_{\mathrm{CC}}=0 \mathrm{~V}, \mathrm{~V}_{\text {STR }}=\mathrm{min} .40 \mathrm{~V}$ | 0.65 | 0.85 | 1.00 | mA |  |
| $\mathrm{V}_{\text {STR }}$ | Minimum $\mathrm{V}_{\text {STR }}$ Supply Voltage |  |  |  | 26 |  | V |  |

## Notes:

13. Pulse test: Pulse-Width $=300 \mu \mathrm{~s}$, duty=2\%
14. Though guaranteed, it is not $100 \%$ tested in production.
15. Propagation delay in the control IC.
16. Includes gate turn-on time.

## Comparison Between FSDM0x65RNB and FSQ-Series

| Function | FSDM0x65RNB | FSQ-Series | FSQ-Series Advantages |
| :--- | :--- | :--- | :--- |
| Operation method | Constant frequency <br> PWM | Valley switching <br> operation | ■ Improved efficiency by valley switching <br> ■ Reduced EMI noise |
| EMI reduction | Frequency <br> modulation |  <br> inherent frequency <br> modulation | ■ Reduce EMI noise by two ways |

## Typical Performance Characteristics

These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 4. Operating Supply Current (IOP) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 6. UVLO Stop Threshold Voltage ( $\mathrm{V}_{\text {STOP }}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 8. Initial Switching Frequency ( $\mathrm{f}_{\mathrm{S}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 5. UVLO Start Threshold Voltage ( $\mathrm{V}_{\text {StART }}$ )
vs. $\mathrm{T}_{\mathrm{A}}$


Figure 7. Start-up Charging Current $\left(\mathrm{I}_{\mathrm{CH}}\right)$ vs. $\mathrm{T}_{\mathrm{A}}$


Figure 9. Maximum On Time ( $\mathrm{t}_{\mathrm{ON.MAX}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$

Typical Performance Characteristics (Continued)
These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 10. Blanking Time ( $\mathrm{t}_{\mathrm{B}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 12. Shutdown Delay Current (ldeLAY) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 14. Burst-Mode Low Threshold Voltage ( $\mathrm{V}_{\text {burl }}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 11. Feedback Source Current ( $\mathrm{I}_{\mathrm{FB}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 13. Burst-Mode High Threshold Voltage ( $\mathrm{V}_{\text {burh }}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 15. Peak Current Limit (liIM) vs. $\mathrm{T}_{\mathrm{A}}$

Typical Performance Characteristics (Continued)
These characteristic graphs are normalized at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.


Figure 16. Sync High Threshold Voltage ( $\mathrm{V}_{\mathrm{SH}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 18. Shutdown Feedback Voltage ( $\mathrm{V}_{\mathrm{SD}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 17. Sync Low Threshold Voltage ( $\mathrm{V}_{\mathrm{SL}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$


Figure 19. Over-Voltage Protection ( $\mathrm{V}_{\mathrm{OP}}$ ) vs. $\mathrm{T}_{\mathrm{A}}$

## Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor $\left(\mathrm{C}_{\mathrm{a}}\right)$ connected to the Vcc pin, as illustrated in Figure 20. When $\mathrm{V}_{\mathrm{Cc}}$ reaches 12 V , the FPS begins switching and the internal high-voltage current source is disabled. The FPS continues its normal switching operation and the power is supplied from the auxiliary transformer winding unless $\mathrm{V}_{\mathrm{CC}}$ goes below the stop voltage of 8 V .


Figure 20. Start-up Circuit
2. Feedback Control: FPS employs current mode control, as shown in Figure 21. An opto-coupler (such as the FOD817A) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the $\mathrm{R}_{\text {SENSE }}$ resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5 V , the opto-coupler LED current increases, thus pulling down the feedback voltage and reducing the duty cycle. This event typically happens when the input voltage is increased or the output load is decreased.
2.1 Pulse-by-Pulse Current Limit: Because current mode control is employed, the peak current through the SenseFET is limited by the inverting input of PWM comparator $\left(\mathrm{V}_{\mathrm{FB}}{ }^{*}\right)$, as shown in Figure 21. Assuming that the 0.9 mA current source flows only through the internal resistor ( $3 \mathrm{R}+\mathrm{R}=2.8 \mathrm{k}$ ), the cathode voltage of diode D2 is about 2.5 V . Since D1 is blocked when the feedback voltage ( $\mathrm{V}_{\mathrm{FB}}$ ) exceeds 2.5 V , the maximum voltage of the cathode of D 2 is clamped at this voltage, thus clamping $V_{F B}{ }^{*}$. Therefore, the peak value of the current through the SenseFET is limited.
2.2 Leading Edge Blanking (LEB): At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the $\mathrm{R}_{\text {sense }}$ resistor would lead to incorrect feedback operation in the current mode PWM control. To counter this effect, the FPS employs a leading edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for a short time ( $\mathrm{t}_{\text {LEB }}$ ) after the SenseFET is turned on.


Figure 21. Pulse-Width-Modulation (PWM) Circuit
3. Synchronization: The FSQ-series employs a valley switching technique to minimize the switching noise and loss. The basic waveforms of the valley switching converter are shown in Figure 22. To minimize the MOSFET's switching loss, the MOSFET should be turned on when the drain voltage reaches its minimum value, as shown in Figure 22. The minimum drain voltage is indirectly detected by monitoring the $\mathrm{V}_{\mathrm{CC}}$ winding voltage, as shown in Figure 22.


Figure 22. Valley Resonant Switching Waveforms
4. Protection Circuits: The FSQ-series has several self-protective functions, such as Overload Protection (OLP), Abnormal Over-Current protection (AOCP), OverVoltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as autorestart mode. Once the fault condition is detected, switching is terminated and the SenseFET remains off. This causes $\mathrm{V}_{\mathrm{Cc}}$ to fall. When $\mathrm{V}_{\mathrm{Cc}}$ falls down to the Under-Voltage Lockout (UVLO) stop voltage of 8 V , the protection is reset and start-up circuit charges $\mathrm{V}_{\mathrm{CC}}$ capacitor. When the $\mathrm{V}_{\mathrm{Cc}}$ reaches the start voltage of 12 V , the FSQ-series resumes normal operation. If the fault condition is not removed, the SenseFET remains off and $\mathrm{V}_{\mathrm{CC}}$ drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.


Figure 23. Auto Restart Protection Waveforms
4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in the normal operation, the overload protection circuit can be triggered during the load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current limit capability, the maximum peak current through the Sense FET is limited, and therefore the maximum input power is restricted with a given input
voltage. If the output consumes more than this maximum power, the output voltage $\left(\mathrm{V}_{\mathrm{O}}\right)$ decreases below the set voltage. This reduces the current through the optocoupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage $\left(\mathrm{V}_{\mathrm{FB}}\right)$. If $\mathrm{V}_{\mathrm{FB}}$ exceeds 2.8 V , D 1 is blocked and the $5 \mu \mathrm{~A}$ current source starts to charge CB slowly up to $\mathrm{V}_{\mathrm{CC}}$. In this condition, $\mathrm{V}_{\mathrm{FB}}$ continues increasing until it reaches 6 V , when the switching operation is terminated, as shown in Figure 24. The delay time for shutdown is the time required to charge CB from 2.8 V to 6 V with $5 \mu \mathrm{~A}$. A $20 \sim 50 \mathrm{~ms}$ delay time is typical for most applications.


Figure 24. Overload Protection
4.2 Abnormal Over-Current Protection (AOCP): When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high-di/dt can flow through the SenseFET during the LEB time. Even though the FSQ-series has OLP (Overload Protection), it is not enough to protect the FSQ-series in that abnormal case, since severe current stress is imposed on the SenseFET until OLP triggers. The FSQ-series has an internal AOCP (Abnormal Over-Current Protection) circuit as shown in Figure 25. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the latch, resulting in the shutdown of the SMPS.


Figure 25. Abnormal Over-Current Protection
4.3 Over-Voltage Protection (OVP): If the secondary side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then, $\mathrm{V}_{\mathrm{FB}}$ climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection triggers. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection triggers, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the peak voltage of the sync signal is proportional to the output voltage and the FSQ-series uses a sync signal instead of directly monitoring the output voltage. If the sync signal exceeds 6 V , an OVP is triggered, shutting down the SMPS. To avoid undesired triggering of OVP during normal operation, the peak voltage of the sync signal should be designed below 6 V .
4.4 Thermal Shutdown (TSD): The SenseFET and the control IC are built in one package. This makes it easy for the control IC to detect the abnormal over temperature of the SenseFET. If the temperature exceeds $\sim 150^{\circ} \mathrm{C}$, the thermal shutdown triggers.
5. Soft-Start: The FPS has an internal soft-start circuit that increases PWM comparator inverting input voltage with the SenseFET current slowly after it starts up. The typical soft-start time is 15 ms , The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased with the intention of smoothly establishing the required output voltage. This mode helps prevent transformer saturation and reduces stress on the secondary diode during startup.
6. Burst Operation: To minimize power dissipation in standby mode, the FPS enters burst-mode operation. As the load decreases, the feedback voltage decreases. As shown in Figure 26, the device automatically enters burst-mode when the feedback voltage drops below $V_{\text {BURL }}(350 \mathrm{mV})$. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes $\mathrm{V}_{\text {BURH }}(550 \mathrm{mV}$ ), switching resumes. The feedback voltage then falls and the process repeats. Burst-mode operation alternately enables and disables switching of the power SenseFET, thereby reducing switching loss in standby mode.


Figure 26. Waveforms of Burst Operation
7. Switching Frequency Limit: To minimize switching loss and EMI (Electromagnetic Interference), the MOSFET turns on when the drain voltage reaches its minimum value in valley switching operation. However, this causes switching frequency to increases at light load conditions. As the load decreases, the peak drain current diminishes and the switching frequency increases. This results in severe switching losses at light-load condition, as well as intermittent switching and audible noise. Because of these problems, the valley switching converter topology has limitations in a wide range of applications.

To overcome this problem, FSQ-series employs a frequency-limit function, as shown in Figures 27 and 28. Once the SenseFET is turned on, the next turn-on is prohibited during the blanking time ( $\mathrm{t}_{\mathrm{B}}$ ). After the blanking time, the controller finds the valley within the detection time window ( $\mathrm{t}_{\mathrm{w}}$ ) and turns on the MOSFET, as shown in Figures 27 and 28 (Cases A, B, and C). If no valley is found during $t_{W}$, the internal SenseFET is forced to turn on at the end of $\mathrm{t}_{\mathrm{w}}$ (Case D). Therefore, our devices have a minimum switching frequency of 55 kHz and a maximum switching frequency of 67 kHz , as shown in Figure 28.


Figure 27. Valley Switching with Limited Frequency


Figure 28. Switching Frequency Range

## Typical Application Circuit of FSQ0365RN

| Application | FPS Device | Input Voltage <br> Range | Rated Output Power | Output Voltage <br> (Max. Current) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $5.1 \mathrm{~V}(1.0 \mathrm{~A})$ |
| DVD Player | FSQ0365RN | $85-265 \mathrm{~V}_{\mathrm{AC}}$ | 19 W | $3.4 \mathrm{~V}(1.0 \mathrm{~A})$ |
| Power Supply |  |  | $12 \mathrm{~V}(0.4 \mathrm{~A})$ |  |

## Features

■ High efficiency ( $>77 \%$ at universal input)
■ Low standby mode power consumption ( $<1 \mathrm{~W}$ at $230 \mathrm{~V}_{\mathrm{AC}}$ input and 0.5 W load)

- Reduce EMI noise through Valley Switching operation
- Enhanced system reliability through various protection functions
- Internal soft-start (15ms)


## Key Design Notes

- The delay time for overload protection is designed to be about 30 ms with C 107 of 47 nF . If faster/slower triggering of OLP is required, C107 can be changed to a smaller/larger value (eg. 100nF for 60ms).
■ The input voltage of $\mathrm{V}_{\text {sync }}$ must be higher than -0.3 V . By proper voltage sharing by R106 \& R107 resistors, the input voltage can be adjusted.
- The SMD-type 100 nF capacitor must be placed as close as possible to $\mathrm{V}_{\mathrm{Cc}}$ pin to avoid malfunction by abrupt pulsating noises and to improved surge immunity.


## 1. Schematic



Figure 29. Demo Circuit of FSQ0365RN

## 2. Transformer



Figure 30. Transformer Schematic Diagram of FSQ0365RN

## 3. Winding Specification

| No | Pin ( $\mathrm{s} \rightarrow \mathrm{f}$ ) | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{\mathrm{p}}$ /2 | $3 \rightarrow 2$ | $0.25{ }^{\text {¢ }} \times 1$ | 50 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.050 \mathrm{~mm}$, 2 Layers |  |  |  |  |
| $\mathrm{N}_{3.4 \mathrm{~V}}$ | $9 \rightarrow 8$ | $0.33^{\phi} \times 2$ | 4 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.050 \mathrm{~mm}$, 2 Layers |  |  |  |  |
| $\mathrm{N}_{5 \mathrm{~V}}$ | $6 \rightarrow 9$ | $0.33{ }^{\phi} \times 1$ | 2 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.050 \mathrm{~mm}$, 2 Layers |  |  |  |  |
| $\mathrm{Na}_{\mathrm{a}}$ | $4 \rightarrow 5$ | $0.25^{\phi} \times 1$ | 16 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.050 \mathrm{~mm}$, 2 Layers |  |  |  |  |
| $\mathrm{N}_{12 \mathrm{~V}}$ | $10 \rightarrow 12$ | $0.33^{\phi} \times 3$ | 14 | Center Solenoid Winding |
| Insulation: Polyester Tape $\mathrm{t}=0.050 \mathrm{~mm}$, 3 Layers |  |  |  |  |
| $\mathrm{N}_{16 \mathrm{~V}}$ | $11 \rightarrow 12$ | $0.33^{\phi} \times 3$ | 18 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.050 \mathrm{~mm}$, 2 Layers |  |  |  |  |
| $\mathrm{N}_{\mathrm{p}} / 2$ | $2 \rightarrow 1$ | $0.25{ }^{\text {¢ }} \times 1$ | 50 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.050 \mathrm{~mm}$, 2 Layers |  |  |  |  |

## 4. Electrical Characteristics

|  | Pin | Specification | Remarks |
| :---: | :---: | :---: | :---: |
| Inductance | $1-3$ | $1.4 \mathrm{mH} \pm 10 \%$ | $100 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage | $1-3$ | $25 \mu \mathrm{H} \mathrm{Max}$. | Short all other pins |

## 5. Core \& Bobbin

- Core: EER2828 (Ae=86.66mm²)
- Bobbin: EER2828


## 6. Demo Board Part List

| Part | Value | Note | Part | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resistor |  |  | Inductor |  |  |
| R102 | $56 \mathrm{k} \Omega$ | 1W | L201 | $10 \mu \mathrm{H}$ |  |
| R103 | $5 \Omega$ | 1/2W | L202 | $10 \mu \mathrm{H}$ |  |
| R104 | $12 \mathrm{k} \Omega$ | 1/4W | L203 | $4.9 \mu \mathrm{H}$ |  |
| R105 | $100 \mathrm{k} \Omega$ | 1/4W | L204 | $4.9 \mu \mathrm{H}$ |  |
| R106 | $6.2 \mathrm{k} \Omega$ | 1/4W | Diode |  |  |
| R107 | $6.2 \mathrm{k} \Omega$ | 1/4W | D101 | IN4007 |  |
| R108 | $62 \Omega$ | 1W | D102 | IN4004 |  |
| R201 | $510 \Omega$ | 1/4W | ZD101 | 1N4746A |  |
| R202 | $1 \mathrm{k} \Omega$ | 1/4W | D103 | 1N4148 |  |
| R203 | $6.2 \mathrm{k} \Omega$ | 1/4W | D201 | UF4003 |  |
| R204 | $20 \mathrm{k} \Omega$ | 1/4W | D202 | UF4003 |  |
| R205 | $6 \mathrm{k} \Omega$ | 1/4W | D203 | SB360 |  |
| Capacitor |  |  | D204 | SB360 |  |
| C101 | $100 \mathrm{nF} / 275 \mathrm{~V}_{\text {AC }}$ | Box Capacitor |  |  |  |
| C102 | $100 \mathrm{nF} / 275 \mathrm{~V}_{\text {AC }}$ | Box Capacitor | IC |  |  |
| C103 | $33 \mu \mathrm{~F} / 400 \mathrm{~V}$ | Electrolytic Capacitor | IC101 | FSQ0365RN | FPS ${ }^{\text {TM }}$ |
| C104 | 10nF/630V | Film Capacitor | IC201 | KA431 (TL431) | Voltage reference |
| C105 | 47nF/50V | Mono Capacitor | IC202 | FOD817A | Opto-coupler |
| C106 | 100nF/50V | SMD (1206) | Fuse |  |  |
| C107 | $22 \mu \mathrm{~F} / 50 \mathrm{~V}$ | Electrolytic Capacitor | Fuse | 2A/250V |  |
| C110 | $33 \mathrm{pF} / 50 \mathrm{~V}$ | Ceramic Capacitor | NTC |  |  |
| C201 | $470 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic Capacitor | RT101 | 5D-9 |  |
| C202 | $470 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic Capacitor | Bridge Diode |  |  |
| C203 | $470 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic Capacitor | BD101 | 2KBP06M2N257 | Bridge Diode |
| C204 | 470رF/35V | Electrolytic Capacitor | Line Filter |  |  |
| C205 | $1000 \mu \mathrm{~F} / 10 \mathrm{~V}$ | Electrolytic Capacitor | LF101 | 40 mH |  |
| C206 | $1000 \mu \mathrm{~F} / 10 \mathrm{~V}$ | Electrolytic Capacitor | Transformer |  |  |
| C207 | $1000 \mu \mathrm{~F} / 10 \mathrm{~V}$ | Electrolytic Capacitor | T101 |  |  |
| C208 | $1000 \mu \mathrm{~F} / 10 \mathrm{~V}$ | Electrolytic Capacitor | Varistor |  |  |
| C209 | 100nF /50V | Ceramic Capacitor | TNR | 10D471K |  |

## Typical Application Circuit of FSQ311

| Application | FPS Device | Input Voltage <br> Range | Rated Output Power | Output Voltage <br> (Max. Current) |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | $5.1 \mathrm{~V}(0.9 \mathrm{~A})$ |
| DVD Player |  |  | $3.3 \mathrm{~V}(0.9 \mathrm{~A})$ |  |
| Power Supply |  | $85-265 \mathrm{~V}_{\mathrm{AC}}$ | 8 W | $12 \mathrm{~V}(0.03 \mathrm{~A})$ |
|  |  |  |  | $16 \mathrm{~V}(0.03 \mathrm{~A})$ |

## Features

■ High efficiency ( $>70 \%$ at universal input)

- Low standby mode power consumption ( $<1 \mathrm{~W}$ at $230 \mathrm{~V}_{\mathrm{AC}}$ input and 0.5 W load)
- Reduce EMI noise through Valley Switching operation
- Enhanced system reliability through various protection functions
- Internal soft-start (15ms)


## Key Design Notes

- The delay time for overload protection is designed to be about 30 ms with C 107 of 47 nF . If faster/slower triggering of OLP is required, C107 can be changed to a smaller/larger value (eg. 100nF for 60ms).
- The input voltage of $\mathrm{V}_{\text {sync }}$ must be higher than -0.3 V . By proper voltage sharing by R106 \& R107 resistors, the input voltage can be adjusted.
- The SMD-type 100 nF capacitor must be placed as close as possible to $\mathrm{V}_{\mathrm{Cc}}$ pin to avoid malfunction by abrupt pulsating noises and to improved surge immunity.


## 1. Schematic



Figure 31. Demo Circuit of FSQ311

## 2. Transformer



Figure 32. Transformer Schematic Diagram of FSQ311
3. Winding Specification

| No | Pin ( $\mathrm{s} \rightarrow \mathrm{f}$ ) | Wire | Turns | Winding Method |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{N}_{\mathrm{p}} / 2$ | $3 \rightarrow 2$ | $0.2^{\dagger} \times 1$ | 111 | Solenoid Winding, 2 Layers |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}$, 2 Layers |  |  |  |  |
| Shield | $1 \rightarrow$ open | $0.1^{\text {d }} \times 2$ |  | Shield winding |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}, 1$ Layer |  |  |  |  |
| $\mathrm{N}_{5 \mathrm{~V}}$ | $7 \rightarrow 8$ | $0.2^{\phi} \times 3$ | 15 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}$, 1 Layer |  |  |  |  |
| $\mathrm{N}_{3.3 \mathrm{~V}}$ | $9 \rightarrow 8$ | $0.2^{\text {¢ }} \times 3$ | 10 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}$, 1 Layer |  |  |  |  |
| $\mathrm{N}_{12 \mathrm{~V}}$ | $10 \rightarrow 11$ | $0.1^{+} \times 1$ | 30 | Solenoid Winding |
| $\mathrm{N}_{-12 \mathrm{~V}}$ | $11 \rightarrow 12$ | $0.1^{\phi} \times 3$ | 33 | Solenoid Winding |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}$, 1 Layer |  |  |  |  |
| Shield | $1 \rightarrow$ open | $0.1^{\phi} \times 2$ |  | Shield winding |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}, 2$ Layers |  |  |  |  |
| N Vccv | $5 \rightarrow 6$ | $0.1^{\phi} \times 1$ | 36 | Center Solenoid Winding |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}, 2$ Layers |  |  |  |  |
| $\mathrm{N}_{\mathrm{p}} / 2$ | $2 \rightarrow 1$ | $0.2^{\dagger} \times 1$ | 111 | Solenoid Winding, 2 Layers |
| Insulation: Polyester Tape t $=0.025 \mathrm{~mm}, 4$ Layers |  |  |  |  |

## 4. Electrical Characteristics

|  | Pin | Specification | Remarks |
| :---: | :---: | :---: | :---: |
| Inductance | $1-3$ | $2.1 \mathrm{mH} \pm 10 \%$ | $66 \mathrm{kHz}, 1 \mathrm{~V}$ |
| Leakage | $1-3$ | $100 \mu \mathrm{H}$ Max. | Short all other pins |

## 5. Core \& Bobbin

- Core: EE1927 ( $\mathrm{Ae}=23.4 \mathrm{~mm}^{2}$ )

■ Bobbin: EE1927
6. Demo Board Part List

| Part | Value | Note | Part | Value | Note |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Resistor |  |  | Inductor |  |  |
| R2 | $100 \mathrm{k} \Omega$ | 1/4W | L2 | $660 \mu \mathrm{H}$ |  |
| ZR1 | $1.2 \mathrm{k} \Omega$ | 1/4W | L1 | $4.7 \mu \mathrm{H}$ |  |
| R4 | $5 \Omega$ | 1/2W | L3 | $4.7 \mu \mathrm{H}$ |  |
| R5 | $12 \mathrm{k} \Omega$ | 1/4W | L5 | $4.7 \mu \mathrm{H}$ |  |
| R7 | $6.2 \mathrm{k} \Omega$ | 1/4W | L6 | $4.7 \mu \mathrm{H}$ |  |
| R11 | $6.2 \mathrm{k} \Omega$ | 1/4W | Diode |  |  |
| RS5 | $150 \mathrm{k} \Omega$ | 2W | D2,3,4,5 | IN4007 |  |
| RS6 | $200 \Omega$ | 1W | D8 | IN4004 |  |
| R6 | $510 \Omega$ | 1/4W | D10 | 1N4148 |  |
| R8 | $1 \mathrm{k} \Omega$ | 1/4W | ZD1 | 1N4746A |  |
| R12 | $8 \mathrm{k} \Omega$ | 1/4W | DS1 | 1N4007 |  |
| R10 | $6.2 \mathrm{k} \Omega$ | 1/4W, 1\% | D1 | UF4003 |  |
| R13 | $6 \mathrm{k} \Omega$ | 1/4W, 1\% | D4 | UF4003 |  |
| Capacitor |  |  | D7 | SB360 |  |
| C6 | 10رF/400V | Electrolytic | D9 | SB360 |  |
| C7 | 10رF/400V | Electrolytic | IC |  |  |
| C17 | 47nF/50V | Ceramic | U1 | FSQ311 | FPS ${ }^{\text {TM }}$ |
| C104 | 100nF/50V | SMD(1206) | U2 | KA431 (TL431) | Voltage reference |
| C14 | $22 \mu \mathrm{~F} / 50 \mathrm{~V}$ | Electrolytic | U3 | FOD817A | Opto-coupler |
| C18 | 33pF/50V | Ceramic | Fuse |  |  |
| CS5 | 6.8nF/680V | Film | Fuse | 2A/250V |  |
| C2 | $100 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic | NTC |  |  |
| C3 | $100 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic | RT1 | 5D-9 |  |
| C4 | $100 \mu \mathrm{~F} / 35 \mathrm{~V}$ | Electrolytic | Transformer |  |  |
| C5 | 100 $\mu \mathrm{F} / 35 \mathrm{~V}$ | Electrolytic | T1 | EE1927 | Bridge Diode |
| C11 | 680 $\mu \mathrm{F} / 10 \mathrm{~V}$ | Electrolytic | Ferrite bead |  |  |
| C12 | 680 $\mu \mathrm{F} / 10 \mathrm{~V}$ | Electrolytic | FB1 |  |  |
| C15 | 680 $\mu \mathrm{F} / 10 \mathrm{~V}$ | Electrolytic |  |  |  |
| C16 | 680 $\mu \mathrm{F} / 10 \mathrm{~V}$ | Electrolytic |  |  |  |
| C19 | 68n $\mu \mathrm{F} / 50 \mathrm{~V}$ | Ceramic |  |  |  |
| C1 | $4.7 \mathrm{nF} / 375 \mathrm{~V}_{\text {AC }}$ | Ceramic |  |  |  |

## Package Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED
A) THIS PACKAGE CONFORMS TO JEDEC MS-001 VARIATION BA
B) ALL DIMENSIONS ARE IN MILLIMETERS.
C) DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
D) DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994
E) DRAWING FILENAME AND REVSION: MKT-N08FREV2.

Figure 33. 8-Lead, Dual In-Line Package(DIP)

## Package Dimensions (Continued)



Figure 34. 8-Lead, LSOP Package

## FAIRCHILD

SEMICONDUCTロR*

DISCLAIMER
FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

## As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

PRODUCT STATUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | Definition |
| :--- | :--- | :--- |
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product <br> development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be <br> published at a later date. Fairchild Semiconductor reserves the right to <br> make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor <br> reserves the right to make changes at any time without notice to improve <br> design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been <br> discontinued by Fairchild Semiconductor. The datasheet is printed for <br> reference information only. |

Rev. 131

