

1048576-BIT(131072-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M27C101K, JK is a high-speed 1048576-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C101K, JK is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in DIP/CLCC with a transparent lid.

FEATURES

- 131072 word x 8 bit organization
- Access time M5M27C101K-12, JK-12 . . . 120ns (max.) M5M27C101K-15, JK-15 . . . 150ns (max.) M5M27C101K-2, JK-2 200ns (max.) M5M27C101K 250ns (max.)
- Two line control OE, CE
- Low power current (I_{CC}): Active 50mA (max.)
 Stand by 1mA (max.)
- Single 5V power supply
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32 pin DIP
- · Byte programming algorithm
- Page programming algorithm

APPLICATION

Microcomputer systems and peripheral equipment

FUNCTION

Read

Set the \overline{CE} and \overline{OE} terminals to the read mode (low level). Low level input to \overline{CE} and \overline{OE} and address signals to the address inputs ($A_0 \sim A_{16}$) make the data contents of the designated address location available at the data input/output ($D_0 \sim D_7$). When the \overline{CE} or \overline{OE} signal is high, data input/output are in a floating state.

When the \overline{CE} signal is high, the device is in the standby mode or power-down mode.


Programming

(Byte programming algorithm)

The M5M27C101K, JK enters the byte programming mode when 12.5V is supplied to the V_{PP} power supply input, \overline{CE} is at low level and \overline{OE} is at high level. A location is designated by address signals (A0 \sim A16), and the data to be programmed must be applied at 8-bits in parallel to the data inputs (D0 \sim D7). In this state, byte programming is completed when \overline{PGM} is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C101K, JK allows 4 bytes of data to be simultaneously programmed. The




destination addresses for a page programming operation must reside on the same page; that is, A_2 through A_{16} must not change. At first, the M5M27C101K, JK enters the page data latch mode when $V_{PP}=12.5V$, $\overline{CE}="H"$, $\overline{OE}="L"$ and $\overline{PGM}="H"$. The four locations in same page are designated by address signals $(A_0, A_1 \text{ change})$ and the data to be programmed must be applied to each location at 8-bits in parallel to the data inputs $(D_0 \sim D_7)$. In this state, the data (4-bytes) latch is completed. Then the M5M27C101K, JK enters the page programming mode when $\overline{OE}="H"$. In this state, page (4-bytes) programming is completed when PGM = "L".



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537Å at an intensity of approximately 15WS/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.



MODE SELECTION

Mode Pins	ŌE (22)	OE (24)	PGM (31)	Vpp (1)	V _{CC} (32)	Data 1/0 (13~15, 17~21)
Read	VIL	VIL	X*	5∨	5∨	Data out
Output disable	VIL	VIH	X*	5 V	5 V	Floating
Standby (Power down)	V _{IH}	X*	X*	5 V	5 V	Floating
Byte program	V _{IL}	VIH	VIL	12.5V	6∨	Data in
Program verify	VIL	VIL	VIH	12.5V	6∨	Data out
Page data latch	VIH	VIL	V _{1H}	12.5V	6 V	Data in
Page program	VIH	VIH	VIL	12.5V	6∨	Floating
	VIL	VIL	VIL	12.5V	6∨	
Occurrent in hith in	VIL	ViH	VIH	12.5V	6∨	Floating
Program inhibit	ViH	VIL	V _ř L	12.5V	6∨	, ,oating
	V _{IH}	VIH	V _{IH}	12.5V	6 V	

^{*.} X can be either VIL or VIH



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Conditions	Ratings	Unit
VII	All input or output voltage except V _{PP} · A ₉		-0.6~7	V
V _{I2}	Vpp supply voltage	With respect to Ground	-0.6~14.0	V
V _{I3}	A ₉ supply voltage		-0.6~13.5	٧
Topr	Operating temperature		-10~80	°C
Tstg	Storage temperature		-65~125	°C

Note 1: Stresses above those listed may cause parmanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

READ OPERATION

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70°C, V_{CC} = 5V ± 5%, V_{PP} = V_{CC}, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit	
54111501	rarameter	rest conditions	Min	Тур	Max	Omt	
(L)	Input load current	V _{IN} = 0 ~ V _{CC}			10	μА	
ILO	Output leakage current	V _{OUT} = 0 ~ V _{CC}			10	μА	
lpp1	Vpp current read	V _{PP} = 5.5 V		1	100	μА	
I _{SB1}	V	$\overline{CE} = V_{1H}$			1	mA	
I _{SB2}	V _{CC} current standby	CE=V _{CC}		1	100	μΑ	
1001	V	CE = OE = VIL			50	mΑ	
1002	V _{CC} current Active	f=6.7MHz, tout=0mA			50	mΑ	
VIL	Input low voltage		-0.1		0.8	v	
VIH	Input high voltage		2.0		V _{CC} +1	V	
VoL	Output low voltage	1 _{OL} =2.1mA	1		0.45	٧	
VoH	Output high voltage	$t_{OH} = -400 \mu A$	2.4			V	


Note 2: Typical values are at T_a = 25°C and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS (Ta = 0 ~ 70°C, V_{CC} = 5V ± 5%, V_{PP} = V_{CC}, unless otherwise noted)

			Limits								
Symbol	Parameter	Test conditions	M5M27C101K-12 M5M27C101JK-12		M5M27C101K-15 M5M27C101JK-15		M5M27C101K-2 M5M27C101JK-2		M5M27C101K		Unit
			Min	Max	Min	Max	Min	Max	Min	Max	
ta(AD)	Address to output delay	CE = OE = VIL		120		150		200		250	ns
ta(CE)	CE to output delay	OE = VIL		120		150		200		250	ns
ta (OE)	Output enable to output delay	CE = VIL		60		60		75		100	ns
t of	Output enable high to output float	CE = VIL	0	50	0	50	0	60	0	60	ns
t _{OH}	Output hold from CE, OE or Addresses		0		0		0	,	0		ns


Note 3: V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP} .

AC WAVEFORMS



Test conditions for A.C. characteristics Input voltage: $V_{IL} = 0.45V$, $V_{IH} = 2.4V$ Input rise and fall times ≤ 20 ns Reference voltage at timing measurement: Input, Output "L" = 0.8V, "H" = 2V.

Output load: 1TTL gate + C_L (100pF)





1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

CAPACITANCE

Symbol	Parameter	Test conditions		11-14		
	Talanetei	rest conditions	Min	Тур	Max	Unit
CIN	Input capacitance (Address, CE, OE, PGM)	T -25°C (11411- 1/ 1/ 0)/			10	pF
Cour	Output capacitance	$T_a = 25^{\circ}C$, $f = 1MHz$, $V_1 = V_0 = 0V$			15	ρF

PROGRAM OPERATION

BYTE PROGRAMMING ALGORITHM

First set V_{CC} = 6V, V_{PP} = 12.5V and then set an address to first address to be programmed. After applying 0.2 ms program pulse (\overline{PGM}) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also

maintains its total number of 0.2 ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS (Ta=25±5°C, V_{CC}=6V±0.25V, V_{PP}=12.5V±0.3V, unless otherwise noted)

Symbol	Parameter	Parameter Test conditions		Limits				
	raiantetei	rest conditions	Min	Тур	Max	Unit		
L	Input current	V _{IN} = 0 ~ V _{CC}			10	μА		
V _{OL}	Output low voltage	I _{OL} = 2.1mA			0.45	V		
V _{OH}	Output high voltage	I _{OH} = ~ 400 μ A	2.4			٧		
VIL	Input low voltage		-0.1		0.8	٧		
ViH	Input high voltage		2.0		Vcc	V		
lcc	V _{CC} supply current				50	mA		
pp	V _{PP} supply current	CE=PGM=V _{IL}			50	mA		


AC ELECTRICAL CHARACTERISTICS (Ta = 25 ±5°C, V_{CC} = 6V ±0.25V, V_{PP} = 12.5V ±0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits			
3ym50) drainete	rest conditions	Min	Тур	Max	Unit	
tas	Address setup time		2			μs	
toes	OE set up time		2			μS	
tos	Data setup time		2			μs	
[†] AH	Address hold time		0			μS	
t DH	Data hold time		2			μS	
torp	Chip enable to output float delay		0		130	ns	
tvcs	V _{CC} setup time		2	-		μS	
t _{VPS}	V _{PP} setup time		2			μS	
tew	PGM initial program pulse width		0.19	0.2	0.21	ms	
topw	PGM over program pulse width		0.19		5.25	ms	
toes	CÉ setup time		2			μS	
t oe	Data valid from OE				150	ns	

Note 4: V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP} .

1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM


AC WAVEFORMS



BYTE PROGRAMMING ALGORITHM

FLOW CHART

Test conditions for A.C. characteristics input voltage: $V_{1L} = 0.45V$, $V_{1H} = 2.4V$ input rise and fall times: ≤ 20 ns Reference voltage at timing measurement: Input, Output "L" = 0.8V, "H" = 2V



1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PAGE PROGRAMMING ALGORITHM

First set $V_{CC} = 6V$, $V_{PP} = 12.5V$ and then set an address to first page address to be programmed. After data of 4 bytes are latched, these latch data are programmed simultaneously by applying 0.2 ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2 ms program pulse. The programmer continues 0.2 ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed.

The programmer also maintains its total number of 0.2 ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ±5°C, V_{CC} = 6V ± 0.25V, V_{PP} = 12.5V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions		Unit		
	rarameter	rest conditions	Min	Тур	Max	Unit
Lut	Input current	V _{IN} =0~V _{CC}			10	μА
VoL	Output low voltage	I _{OL} = 2.1mA			0.45	٧
V _{OH}	Output high voltage	I _{OH} = -400 μ A	2.4			V
VIL	Input low voltage		-0.1		0.8	٧
VIH	Input high voltage		2.0		Vcc	٧
cc	Vcc supply current				50	mA
Грр	V _{PP} supply current	PGM=VIL			100	mA

AC ELECTRICAL CHARACTERISTICS (Ta = 25 ±5°C, V_{CC} = 6V ±0.25V, V_{PP} = 12.5V ±0.3V, unless otherwise noted)


Symbol	Parameter	Test conditions			Unit	
0,111001	Talbiletei	rest conditions	Min	Тур	Max	Unit
t AS	Address setup time		2			μs
toes	OE setup time		2			μS
t _{DS}	Data setup time		2			μS
t AH	Address hold time		0			μS
t AHL	Address flow time		2		,	μS
t _{DH}	Data hold time		2			μS
1 DEP	OE to output float delay		0		130	ns
tvcs	V _{CC} setup time		2			μS
t _{VPS}	V _{PP} setup time		2			μS
t _{PW}	PGM initial program pulse width		0.19	0.2	0.21	ms
t opw	PGM over program pulse width		0.19		5.25	ms
toes	CE setup time		2			μS
t _{oE}	Data valid from OE				150	ns
t _{LW}	Data latch time		1			μS
t _{PGMS}	PGM setup time		2			μS
t _{CEH}	CE hold time		2			μS
t _{OEH}	OE hold time		2			μS

Note 5: V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP}.




1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

AC WAVEFORMS



Test condition for A.C characteristics Input voltage: $V_{IL} = 0.45V$, $V_{IH} = 2.4V$ Input rise and fall time: $(10\% \sim 90\%)$: ≤ 20 ns Reference voltage at timing measurement: Input, Output: "L" = 0.8V, "H" = 2V,

1048576-BIT(131072-WORD BY 8-BIT) CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM



DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C101K, JK DEVICE IDENTIFIER CODE

Pins	A ₀ (12)	D ₇ (21)	D ₆ (20)	D ₅ (19)	D ₄ (18)	D ₃ (17)	D₂ (15)	D ₁ (14)	D ₀ (13)	Hex Data
Manufacturer code	VIL	0	0	0	1	1	1	0	0	1C
Device code	VIH	1	0	0	0	0	0	1	1	83

Note 6: $A_9 = 12.0\pm0.5V$.

 $A_1 \sim A_8$, $A_{10} \sim A_{16}$, \overline{CE} , $\overline{OE} = V_{1L}$, $\overline{PGM} = V_{1H}$

 $V_{CC} = V_{PP} = 5V \pm 5\%$

