MOTOROLA SEMICONDUCTOR TECHNICAL DATA

32K × 9 Bit BurstRAM™ Synchronous Static RAM With Burst Counter and Self-Timed Write

The MCM62940 is a 294,912 bit synchronous static random access memory designed to provide a burstable, high-performance, secondary cache for the MC68040 microprocessor. It is organized as 32,768 words of 9 bits, fabricated using Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, a 2-bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0-A14), data inputs (D0-D8), and all control signals, except output enable (G), are clock (K) controlled through positive-edge-triggered noninverting registers.


Bursts can be initiated with either transfer start processor (TSP) or transfer start cache controller (\overline{TSC}) input pins. Subsequent burst addresses are generated internally by the MCM62940 (burst sequence imitates that of the MC68040) and controlled by the burst address advance (BAA) input pin. The following pages provide more detailed information on burst controls.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.


The MCM62940 is packaged in a 44-pin plastic leaded chip carrier (PLCC). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0-DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

- Single 5 V ± 10% Power Supply
- Choice of 5 V or 3.3 V ± 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 14/19/24 ns Max and Cycle Times: 20/25/30 ns Min
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle TSP, TSC, and BAA Burst Control Pins
- Asynchronous Output Enable Controlled Three-State Outputs
- Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- High Board Density PLCC Package
- Fully TTL-Compatible
- Active High and Low Chip Select Inputs for Easy Depth Expansion

MCM62940



PIN ASSIGNMENT




| PIN NAMES |
|---------------------------------------|
| A0-A14 Address Inputs |
| K Clock |
| W Write Enable |
| G Output Enable |
| S0, S1 Chip Selects |
| BAA Burst Address Advance |
| TSP, TSC Transfer Start |
| DQ0-DQ8 Data Input/Output |
| V _{CC} + 5 V Power Supply |
| VCCQ Output Buffer Power Supply |
| VSS Ground |
| V _{SSQ} Output Buffer Ground |

All power supply and ground pins must be connected for proper operation of the device. $V_{CC} \ge V_{CCQ}$ at all times including power up.


BurstRAM is a trademark of Motorola, Inc.

BLOCK DIAGRAM (See Note)



NOTE: All registers are positive-edge triggered. The TSC or TSP signals control the duration of the burst and the start of the next burst. When TSP is sampled low, any ongoing burst is interrupted and a read (independent of \overline{W} and TSC) is performed using the new external address. When TSC is sampled low (and TSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on \overline{W}) is performed using the next external address. Chip selects (S0, ST) are sampled only when a new base address is loaded. After the first cycle of the burst, BAA controls subsequent burst cycles. When BAA is sampled low, the internal address is advanced prior to the operation. When BAA is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst, the address will wrap around to its initial state. See BURST SEQUENCE GRAPH.

BURST SEQUENCE GRAPH (See Note)



NOTE: The external two values for A1 and A0 provide the starting point for the burst sequence graph. The burst logic advances A1 and A0 as shown above.

7

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

| s | TSP | TŚC | BAA | W K Address | | Ţ₩ K | W K Address | | Operation |
|--------------|-----|-----|-----|-------------|-----|------------------|-----------------------------|--|-----------|
| F | L | X | × | х | L-H | N/A | Deselected | | |
| F | × | L | X | × | L-H | N/A | Deselected | | |
| - | Ł | × | X | × | L-H | External Address | Read Cycle, Begin Burst | | |
| T | Н | L | X | L | L-H | External Address | Write Cycle, Begin Burst | | |
| Т | н | L | x | н | L-H | External Address | Read Cycle, Begin Burst | | |
| X | Н — | Н | 1 | L | L-H | Next Address | Write Cycle, Continue Burst | | |
| X | - н | н | L | н | L-H | Next Address | Read Cycle, Continue Burst | | |
| X | Н | н | + н | L | L-H | Current Address | Write Cycle, Suspend Burst | | |
| X | Н | Н Н | Н | Н | L-H | Current Address | Read Cycle, Suspend Burst | | |

NOTES:

- 1. X means Don't Care.
- 2. All inputs except \overline{G} must meet setup and hold times for the low-to-high transition of clock (K).
- 3. S represents S0 and $\overline{S1}$. T implies S0 = H and $\overline{S1}$ = L; F implies S0 = L or $\overline{S1}$ = H.
- 4. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

| Operation | G | I/O Status |
|------------|---|----------------------------|
| Read | L | Data Out (DQ0-DQ8) |
| Read | Н | High-Z |
| Write | × | High-Z — Data In (DQ0-DQ8) |
| Deselected | × | High-Z |

NOTES

- X means Don't Care.
- For a write operation following a read operation, G must be high before the input data required setup time and held high throughout the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = 0 V)

| Rating | Symbol | Value | Unit | |
|---|------------------------------------|--------------------------------|------|--|
| Power Supply Voltage | Vcc | - 0.5 to 7.0 | ٧ | |
| Output Power Supply Voltage | Vcca | - 0.5 to V _{CC} | ٧ | |
| Voltage Relative to VSS | V _{in} , V _{out} | - 0.5 to V _{CC} + 0.5 | ٧ | |
| Output Current (per I/O) | lout | ± 20 | mA | |
| Power Dissipation (T _A = 70°C, V _{CC} = 5 V, 1 _{KHKH} = 20 ns) | PD | 1.0 | w | |
| Temperature Under Bias | Tbias | - 10 to + 85 | °C | |
| Operating Temperature | TA | 0 to + 70 | °C | |
| Storage Temperature | T _{stg} | - 55 to + 125 | °C | |

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS.

Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

DC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCQ} = 5.0 \text{ V} \text{ or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to $V_{SS} = 0 \text{ V}$)

| Parameter | Symbol | Min | Тур | Max | Unit |
|--|--------|------------|------------|-----------------------|------|
| Supply Voltage (Operating Voltage Range) | Vcc | 4.5 | 5.0 | 5.5 | ٧ |
| Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible | Vcca | 4.5 3.0 | 5.0 3.3 | 5.5 3.6 | ٧ |
| Input High Voltage | VIH | 2.2 | 3.0 | V _{CC} + 0.3 | ٧ |
| Input Low Voltage | VII | - 0.5 * | 0.0 | 0.8 | V |

^{*} V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

DC CHARACTERISTICS

| Parameter | Symbol | Min | Max | Unit | |
|--|---|------------------|-------------------|------|----|
| Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC}) | l _{(kg(l)} | _ | ± 1.0 | μA | |
| Output Leakage Current (\overline{G} , $\overline{S1} = V_{1H}$, $S0 = V_{1L}$, $V_{out} = 0$ to | likg(O) | _ | ± 1.0 | μА | |
| AC Supply Current (G, ST = V _H , S0 = V _L , All Inputs = V _L = 0.0 V and V _H ≥ 3.0 V, I _{out} = 0 mA, Cycle Time ≥ t _{KHKH} min) | ICCA | | 180 175 170 | mA | |
| Standby Current (S1 = VIH, S0 = VIL, All Inputs = VIL and V | IH, Cycle Time ≥ t _{KHKH} min) | I _{SB1} | | 40 | mA |
| CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2 \text{ V}$, S0 \le 0.2 V, All Ir Cycle Time $\ge t_{KHKH}$ min) | I _{SB2} | - | 30 | mA | |
| Output Low Voltage (I _{OL} = + 8.0 mA) | VOL | | 0.4 | v | |
| Output High Voltage (I _{OH} = - 4.0 mA) | | VOH | 2.4 | _ | ٧ |

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible MC68040 bus cycles.

CAPACITANCE (f = 1.0 MHz, dV = 3.0 V, T_A = 25°C, Periodically Sampled Rather Than 100% Tested)

| Characteristic | Symbol | Тур | Max | Unit |
|---|-----------------|-----|-----|------|
| Input Capacitance (All Pins Except DQ0-DQ8) | C _{in} | 2 | 3 | pF |
| Input/Output Capacitance (DQ0-DQ8) | CI/O | 7 | 8 | рF |

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{CCO} = 5.0 \text{ V or } 3.3 \text{ V} \pm 10\%, T_A = 0 \text{ to } + 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$


| Input Timing Measurement Reference Level 1.5 V | Output Timing Reference Level |
|--|--|
| Input Pulse Levels 0 to 3.0 V | Output Load See Figure 1A Unless Otherwise Noted |
| Input Rise/Fall Time | |

READ/WRITE CYCLE TIMING (See Notes 1, 2, and 3)

| | Symbol | | MCM62940-14 | | MCM62940-19 | | MCM62940-24 | | | |
|---|---|--------------------------|-------------|-----|-------------|-----|-------------|-----|------|-------|
| Parameter | Standard | Alternate | Min | Max | Min | Max | Min | Max | Unit | Notes |
| Cycle Time | tkHKH | tcyc | 20 | _ | 25 | | 30 | _ | ns | |
| Clock Access Time | tkHQV | tCD | _ | 14 | - | 19 | _ | 24 | ns | 4 |
| Output Enable to Output Valid | †GLQV | [†] OE | - | 6 | - I | 7 | _ | 8 | ns | |
| Clock High to Output Active | tKHQX1 | [†] DC1 | 8 | _ | 8 | _ | 8 | | ns | |
| Clock High to Output Change | tKHQX2 | [†] DC2 | 5 | _ | 5 | _ | 5 | | ns | |
| Output Enable to Output Active | †GLQX | ^t OLZ | 0 | _ | 0 | _ | 0 | _ | ns | |
| Output Disable to Q High-Z | †GHQZ | tonz | _ | 7 | _ | 8 | _ | 9 | ns | 5 |
| Clock High to Q High-Z | IKHQZ | tcz | _ | 8 | | 8 | _ | 8 | ns | 5 |
| Clock High Pulse Width | ¹KHKL | ^t CH | 8 | _ | 9 | - | 11 | | ns | |
| Clock Low Pulse Width | ¹ KLKH | [†] CL | 8 | _ | 9 | _ | 11 | | ns | |
| Setup Times: Address Address Status Data In Write Address Advance Chip Select | †AVKH †TSVKH †DVKH †WVKH †BAVKH †SOVKH †S1VKH | tas tss tos tws | 3 | _ | 3 | _ | 3 | | ns | 6 |
| Hold Times: Address Address Status Data In Write Address Advance Chip Select | ¹KHAX ¹KHTSX ¹KHDX ¹KHWX ¹KHBAX ¹KHSOX ¹KHSOX | tah tsh toh twh | 2 | | 2 | _ | 2 | _ | ns | 6 |


NOTES:

- A read cycle is defined by W high or TSP low for the setup and hold times. A write cycle is defined by W low and TSP high for the setup and hold times.
- All read and write cycle timings are referenced from K or G.
- 3. G is a don't care when W is sampled low.
- 4. Maximum access times are guaranteed for all possible MC68040 external bus cycles.
- 5. Transition is measured ± 500 mV from steady-state voltage with load of Figure 1B. This parameter is sampled and not 100% tested. At any given voltage and temperature, tkHOZ max is less than tkHOX1 min for a given device and from device to device.
- 6. This is a synchronous device. All addresses must meet the specified setup and hold times for ALL rising edges of clock (K) whenever TSP or TSC are low and the chip is selected. All other synchronous inputs must meet the specified setup and hold times for ALL rising edges of K when the chip is selected. Chip select must be true (ST low and S0 high) at each rising edge of clock for the device (when TSP or TSC is low) to remain enabled. Timings for ST and S0 are similar.




MOTOROLA MEMORY DATA

READ CYCLE




NOTE: Q1(A2) represents the first output from the external address A2; Q2(A2) represents the next output data in the burst sequence with A2 as the base address.

WRITE CYCLE



NOTE: $\overline{G} = V_{IH}$

APPLICATION EXAMPLE



128K Byte Burstable, Secondary Cache Using Four MCM62940FN24s with a 33 MHz MC68040

