## **Power MOSFET**

# 60 V, 155 m $\Omega$ , Single N–Channel Logic Level, SOT–23

#### Features

- Small Footprint Industry Standard Surface Mount SOT-23 Package
- Low R<sub>DS(on)</sub> for Low Conduction Losses and Improved Efficiency
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Param	Symbol	Value	Unit		
Drain-to-Source Voltage	V <sub>DSS</sub>	60	V		
Gate-to-Source Voltage			V <sub>GS</sub>	±20	V
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	2.2	А
(Notes 1, 2, 3, and 4)	Sidle	T <sub>A</sub> = 100°C		1.6	
Power Dissipation		T <sub>A</sub> = 25°C	PD	1.5	W
(Notes 1 and 3)		T <sub>A</sub> = 100°C		0.6	
Continuous Drain	Steady	T <sub>A</sub> = 25°C	Ι <sub>D</sub>	1.7	А
(Note 1, 2, 3, and 4)	Sidle	$T_A = 100^{\circ}C$		1.2	
Power Dissipation $R_{\theta JA}$		T <sub>A</sub> = 25°C	PD	0.9	w
(Notes 1 and 3)		T <sub>A</sub> = 100°C		0.4	
Pulsed Drain Current	T <sub>A</sub> = t <sub>p</sub> =	= 25°C, = 10 μs	I <sub>DM</sub>	27	A
Operating Junction and S	T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C		
Source Current (Body Die	I <sub>S</sub>	1.9	А		
Lead Temperature for So (1/8" from case for 10 s)	TL	260	°C		

MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Psi  $(\Psi)$  is used as required per JESD51–12 for packages in which substantially less than 100% of the heat flows to single case surface.
- 3. Surface-mounted on FR4 board using a 650 mm2, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.



### **ON Semiconductor®**

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX	
60 V	155 m $\Omega$ @ 10 V	2.2 A	
•	205 mΩ @ 4.5 V	/	





(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>		
NTR5198NLT1G	SOT-23 (Pb-Free)	3000 / Tape & Reel		
NTR5198NLT3G	SOT-23 (Pb-Free)	10000 / Tape & Reel		

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

<sup>\*</sup>Date Code orientation may vary depending upon manufacturing location.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Мах	Unit
Junction-to-Lead #3 - Drain (Notes 2 and 3)	$R_{\Psi J-mb}$	86	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{\thetaJA}$	139	°C/W

#### ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
OFF CHARACTERISTICS							•
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	Reference to 25	<sup>j</sup> °C, I <sub>D</sub> = 250 μA		70		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$			1.0	μΑ
		$V_{DS} = 60 V$	T <sub>J</sub> = 125°C			10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V	<sub>GS</sub> = ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS},$	I <sub>D</sub> = 250 μA	1.5		2.5	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	Reference to 25	<sup>j</sup> °C, I <sub>D</sub> = 250 μA		-6.5		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1 A			107	155	mΩ
		V <sub>GS</sub> = 4.5 V, I <sub>D</sub> = 1 A			142	205	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 5.0 V, I <sub>D</sub> = 1 A			3		S
CHARGES, CAPACITANCES & GATE	RESISTANCE	E			-		•
Input Capacitance	C <sub>iss</sub>				182		pF
Output Capacitance	C <sub>oss</sub>	V <sub>GS</sub> = 0 V, f V <sub>DS</sub> =	= 1.0 MHz, 25 V		25		
Reverse Transfer Capacitance	C <sub>rss</sub>	03			16		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>DS</sub> = 48 V,	V <sub>GS</sub> = 4.5 V		2.8		nC
		$I_D = 1 A$	V <sub>GS</sub> = 10 V		5.1		
Threshold Gate Charge	Q <sub>G(TH)</sub>		-		0.3		
Gate-to-Source Charge	Q <sub>GS</sub>	V <sub>DS</sub> = 48 <sup>v</sup>	V, I <sub>D</sub> = 1 A		0.8		
Gate-to-Drain Charge	Q <sub>GD</sub>	V <sub>GS</sub> =	= 10 V		1.5		
Plateau Voltage	V <sub>GP</sub>				3.1		V
Gate Resistance	R <sub>G</sub>				8		Ω
SWITCHING CHARACTERISTICS (No	ote 6)						
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{DS}$ = 30 V, $V_{GS}$ = 10 V, $I_D$ = 1 A, $R_G$ = 10 $\Omega$			5		ns
Rise Time	t <sub>r</sub>				7		7
Turn-Off Delay Time	t <sub>d(off)</sub>				13		1
Fall Time	t <sub>f</sub>				2		1

#### DRAIN-SOURCE DIODE CHARACTERISTICS

Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V,$	$T_J = 25^{\circ}C$	0.8	1.2	V
		I <sub>S</sub> = TA	T <sub>J</sub> = 125°C	0.6		
Reverse Recovery Time	t <sub>rr</sub>	$I_{S} = 1 A_{dc}, V_{GS} = 0 V_{dc},$ $dI_{S}/dt = 100 A/\mu s$		12		ns
Charge Time	ta			9		
Discharge Time	t <sub>b</sub>			3		
Reverse Recovery Stored Charge	Q <sub>RR</sub>			6		nC

5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**









#### **TYPICAL CHARACTERISTICS**

#### PACKAGE DIMENSIONS

#### SOT-23 (TO-236) CASE 318-08 ISSUE AP

NOTES IES. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: INCH. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH THICKNESS. MINIMUM LEAD THICKNESS IS THE MINIMUM 2

3





PROTRUSIONS, OR GATE BURRS.								
	MILLIMETERS			INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
Α	0.89	1.00	1.11	0.035	0.035 0.040			
A1	0.01	0.06	0.10	0.001	0.002	0.004		
b	0.37	0.44	0.50	0.015	0.018	0.020		
С	0.09	0.13	0.18	0.003	0.005	0.007		
D	2.80	2.90	3.04	0.110	0.114	0.120		
Е	1.20	1.30	1.40	0.047	0.051	0.055		
е	1.78	1.90	2.04	0.070	0.075	0.081		
L	0.10	0.20	0.30	0.004	0.008	0.012		
L1	0.35	0.54	0.69	0.014	0.021	0.029		
HE	2.10	2.40	2.64	0.083	0.094	0.104		

10

0

10°

THICKNESS OF BASE MATERIAL. 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH,

0 STYLE 21 GATE PIN 1. SOURCE 2. 3. DRAIN

θ



**SOLDERING FOOTPRINT\*** 

\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without particular purpose, nor loss of LCC assume any insuming ansing out of the application of use of any product of insufficient and specifications and an infamily, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exponses, and reasonable attorney fees arising out of, directly or indirectly, and claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employeer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

NTR5198NL/D