


Power management for multimedia processors

Preliminary Data

Feature summary

- 2 Step-down converters
 - 1 to 1.5V with 15 steps at 600mA
 - 1.8V at 600mA for general purpose usage
- 3 Low-drop output regulators for different uses
 - PLL analog supplies: 1.05V, 1.2V, 1.3V 1.8V - 10mA
 - Processor analogue functions: 2.5V - 10mA
 - Auxiliary device: 1.5V, 1.8V, 2.5V, 2.8V - 150 mA
- USB OTG module
 - Full and low speed USB OTG transceiver
 - Charge-pump (5V, 100mA) for USB cable
- Mass memory cards (SD/MMC/SDIO)
 - 1 linear regulator: 1.8V, 2.85V, 3V - 150mA
 - Level shifter
- Miscellaneous
 - 32 kHz control for multimedia processor
 - Processor supply monitoring
 - Processor reset control
 - 2 Serial I2C interfaces



Description

STw4810 is a power management companion chip for multimedia processors used in portable applications. It supplies the multimedia processor including its memories and peripherals. STw4810 supports the main mass memory standard cards. SDIO™ is also supported and allows to connect multimedia peripherals like cameras.

Application

- ST NOMADIK™ STn88xx
- Multimedia processor
- Mobile phones, PDA, VideophoneRev 4

Order codes

Part number	Package	Packing
STw4810BHD/LF	TFBGA84- 6x 6 x 1.2 mm / 0.5 mm pitch	Tray
STw4810BRA/LF	VFBGA 84 - 4.6x 4.6 x 1 mm / 0.4 mm pitch	Tray

Contents

- 1 Overview 7**
- 2 Functional block diagram 8**
- 3 Ball information 9**
 - 3.1 Ball connections 9
 - 3.2 Ball functions 9
- 4 Functional description 14**
 - 4.1 Introduction 14
 - 4.2 Digital control module 14
 - 4.2.1 State machine 14
 - 4.2.2 POWER OFF / VDDOK 18
 - 4.2.3 SLEEP mode 18
 - 4.2.4 I2C Interface 19
 - 4.2.5 Control registers 21
 - 4.2.6 IT generation 33
 - 4.2.7 Clock switching and control 33
 - 4.3 Power management module 34
 - 4.3.1 Bandgap, biasing and references 34
 - 4.3.2 VCORE regulator: DC/DC STEP- DOWN regulator 35
 - 4.3.3 VIO_VMEM regulator: DC/DC step- down regulator 35
 - 4.3.4 VPLL 36
 - 4.3.5 VANA 36
 - 4.3.6 VAUX 37
 - 4.3.7 Power supply monitoring 37
 - 4.3.8 Power supply domains 37
 - 4.3.9 Thermal shut-down 38
 - 4.4 USB OTG module 39
 - 4.4.1 Block diagram 40
 - 4.4.2 Modes and operations 41
 - 4.4.3 USB enable control 47
 - 4.5 SD/MMC/SDIO module 48

5	Electrical and timing characteristics	49
5.1	Absolute maximum rating	49
5.2	Package dissipation	49
5.3	Power supply	49
5.3.1	Operating conditions	50
5.3.2	VREF18	50
5.3.3	VCORE DC/DC step-down converter	51
5.3.4	VIO_VMEM DC/DC step-down converter	52
5.3.5	LDO regulators	54
5.3.6	Power supply monitoring	57
5.4	Digital specifications	57
5.4.1	CMOS input/output static characteristics: I2C interface	57
5.4.2	CMOS input/output dynamic characteristics: I2C interface	58
5.4.3	CMOS input/output static characteristics: VIO level	59
5.4.4	CMOS input/output static characteristics: V _{BAT} level	61
5.4.5	CMOS input/output static characteristics: VMMC level	62
5.5	USB OTG transceiver	63
5.6	SD/MMC card interface	66
6	Application information	69
6.1	Components list	69
6.2	Application schematics	71
7	Package mechanical data	72
7.1	TFBGA 84 balls	72
7.2	VFBGA 84 balls	74
8	Revision history	76

List of tables

Table 1.	STw4810 ball connections	9
Table 2.	STw4810 balls function	10
Table 3.	Device ID	20
Table 4.	Register address	20
Table 5.	Register data	20
Table 6.	Register general information	21
Table 7.	Register summary	21
Table 8.	Power control register	22
Table 9.	USB register address	22
Table 10.	Vendor ID and Product ID: Read only	23
Table 11.	USB control register 1 (address = 04h set and 05h clearh)	23
Table 12.	USB Control Register 2 (Address = 06h set and 07h clearh)	24
Table 13.	USB Interrupt source register (address = 08h)	25
Table 14.	USB interrupt latch registers (address = 0Ah set and 0Bh clearh)	25
Table 15.	USB interrupt mask false register (address = 0Ch and 0Dh)	26
Table 16.	USB interrupt mask true register (address = 0Eh and 0Fh)	26
Table 17.	USB EN register (address = 10h)	26
Table 18.	SD MMC control register (11h)	27
Table 19.	Power control register - General information (Address = 1Eh)	28
Table 20.	Power control register - General information (Address = 1Fh)	28
Table 21.	Power control register mapping	28
Table 22.	Power control register at address 05h	29
Table 23.	Power control register at address 06h	30
Table 24.	Power control register at address 07h	30
Table 25.	Power control register at address 08h	31
Table 26.	Power control register at address 09h	31
Table 27.	Power control register at address 0Ah	32
Table 28.	Twarning register (Address = 20h)	32
Table 29.	Power supply domains	37
Table 30.	Thermal threshold values	38
Table 31.	Data transmission via USB control register 1 (DAT_SE0 mode) - Suspend = 0	42
Table 32.	Data transmission via USB control register 1 (DAT_SE0 mode) - Suspend = 1	42
Table 33.	Data receiver via USB control register 1	43
Table 34.	Stw4810 absolute maximum ratings	49
Table 35.	Package dissipation	49
Table 36.	Operating conditions (Temp range: -30 to +85 °C)	50
Table 37.	VREF18	50
Table 38.	VCORE DC/DC step-down converter	51
Table 39.	VIO_VMEM DC/DC step-down converter	52
Table 40.	LDO regulators - VPLL	54
Table 41.	LDO regulators - VANA	55
Table 42.	LDO regulators - VAUX	55
Table 43.	Power supply monitoring	57
Table 44.	CMOS input/output static characteristics: I ² C interface	57
Table 45.	CMOS input/output dynamic characteristics: I ² C interface	58
Table 46.	VIO level: USB and control I/Os	59
Table 47.	VIO level: MMC interface	60
Table 48.	CMOS input/output static characteristics: VBAT level	61

Table 49.	CMOS input/output static characteristics VMMC level	62
Table 50.	USB OTG transceiver	63
Table 51.	SD/MMC card interface	66
Table 52.	Components list	69
Table 53.	Recommended coils	69
Table 55.	TFBGA 84 balls 6x6x1.2mm body size / 0.5 ball pitch dimensions	72
Table 56.	VFBGA 84 balls / 4.6x4.6x1.0 mm body size / 0.4 mm ball pitch	74
Table 57.	Document revision history	76

List of figures


Figure 1.	Typical mobile multimedia system	7
Figure 2.	STw4810 block diagram	8
Figure 3.	Start-up timing	16
Figure 4.	.Switching POWER to sleep timing.	17
Figure 5.	VDDOK block diagram	18
Figure 6.	I2C interface block diagram	19
Figure 7.	Control interface: I2C format.	20
Figure 8.	Control interface: I2C timing	20
Figure 9.	Clock switching between master and internal clock (1)	33
Figure 10.	Block diagram of biasing and references of the device	34
Figure 11.	Thermal threshold temperatures for 'it_warn' bit and VDDOK ball.	38
Figure 12.	USB OTG transceiver block diagram	40
Figure 13.	SD MMC block diagram	48
Figure 14.	Propagation and clock/data skew times	68
Figure 15.	STw4810 application schematics	71
Figure 16.	TFBGA 84 balls 6x6x1.2mm body size / 0.5 ball pitch drawing	73
Figure 17.	VFBGA 84 balls 4.6x4.6x1.0 mm ball pitch drawing.	75

1 Overview

The STw4810 power management device has the following features;


- Power management module
 - 1 Step-down converter for processor core (1 to 1.5 V with 15 steps at 600 mA)
 - 1 Step-down converter (1.8 V at 600 mA) for general purpose usage such as processor input/output supply, external memory, DDR and SDRAM and peripherals
 - 1 Low-drop output regulator for analog supplies, such as PLL (1.05 V, 1.2 V, 1.3 V, 1.8 V at 10 mA)
 - 1 Low-drop Output regulator for processor analogue functions (2.5 V at 10 mA)
 - 1 Low-drop output regulator for auxiliary devices (1.5 V, 1.8 V, 2.5 V, 2.8 V at 150 mA)
- USB OTG module
 - Full and low speed USB OTG transceiver
 - 1 Linear regulators (3.1 V at 40 mA) supplying transceiver
 - 1 Charge-pump (5 V at 100 mA) supplying VBUS line of the USB cable
- Mass memory cards (SD/MMC/SDIO)
 - 1 Linear regulator (1.8 V, 2.85 V, 3 V at 150 mA)
 - Level shifter
- Miscellaneous
 - 32 kHz control for multimedia processor
 - Processor supply monitoring
 - Processor reset control
 - 2 Serial I2C interfaces

Figure 1. Typical mobile multimedia system



2 Functional block diagram

Figure 2. STw4810 block diagram



3 Ball information

3.1 Ball connections

Table 1. STw4810 ball connections

	1	2	3	4	5	6	7	8	9	10
A	CLK32K_IN	VMINUS_VIO_VMEM	VLX_VIO_VMEM	VBAT_VIO_VMEM	VIO_VMEM	VAUX	VANA	VPLL	VREF_18	VCORE
B	"Reserved"	REQUEST_MC	VMINUS_VIO_VMEM	VBAT_VIO_VMEM	VMINUS_ANA	VBAT_VAUX	"Reserved"	"Reserved"	"Reserved"	VMINUS_VCORE
C	TCXO_EN	IT_WAKE_UP	VMINUS_DIG	VLX_VIO_VMEM	"Reserved"	VBAT_ANA	VBAT_VPLL_ANA	PON	VMINUS_VCORE	VLX_VCORE
D	VBAT_DIG	MASTER_CLK	"reserved"					VLX_VCORE	VBAT_VCORE	VBAT_VCORE
E	DATAOUT0	DATAOUT<1>	DATAOUT<2>					ID	DP	DN
F	DATAOUT<3>	CMDOUT	LATCHCLK					"Reserved"	VBAT_USB	VUSB
G	CLKOUT	MCCLK	MCCMD_DIR					"Reserved"	USBSCCL	VBUS
H	MCCMD	MCDATA<3>	MCDATA<1>	MCDATA31_DIR	MCFBCLK	PWREN	SDA	USBINTn	USBSDA	CP
J	MCDATA<2>	VDDOK	PORN	VBAT_MMC	GPO1	SCL	USBVP	USBVM	VMINUS_USB	CN
K	MCDATA0	MCDAT0_DIR	CLK32K	SW_RESET	VMMC	GPO2	USBRCV	USBOEn	MCDAT2_DIR	"Reserved"

3.2 Ball functions

STw4810 includes the following ball types

- VDDD/VDDA: digital/analog power supply
- VSSD/VSSA: digital/analog ground supply
- DO/DI/DIO: Digital Output / Digital Input / Digital Input Output
- DOz: Digital Output with high impedance capability
- AO/AI/AIO: Analog Output / Analog Input / Analog Input-Output
- G: to be connected to ground
- O: to be left open
- Int-Ref: Associated to internal reference

[Table 2](#) details the ballout.

Table 2. STw4810 balls function

Ball	Ball name	Ball type	Description
General supplies			
D1	VBAT_DIG	VDDD-VBAT	Battery supply for digital/oscillator
C3	VMINUS_DIG	VSSD	Ground for digital and oscillator
C6	VBAT_ANA	VDDA-VBAT	Battery supply for analog
B5	VMINUS_ANA	VSSA	Ground for analog
F9	VBAT_USB	VDDA-VBAT	Battery supply for USB block
J9	VMINUS_USB	VSSA	Ground for USB block
A9	VREF_18	Int-Ref	Internal reference
Control balls			
C8	PON	DI(VBAT) Pull Down 1.5MΩ	Power-on and reset
K4	SW_RESETh	DI(VIO_VMEM) Pull Up 1.5MΩ	Software reset, reset all applications when SW_RESETh = 0
J2	VDDOK	DO(VIO_VMEM)	Supply monitoring for multimedia processors. Interruption for high temperature warning
J3	PORh	DO(VIO_VMEM)	Multimedia processor Reseth
H6	PWREN	DI(VIO_VMEM) Pull Up 1.5MΩ	Sleep mode from multimedia processor
C1	TCXO_EN	DI(VIO_VMEM) Pull Down 1.5MΩ	Request of master clock from modem part
B2	REQUEST_MC	DO(VIO_VMEM)	Request to master clock oscillator
J6	SCL	DI(VIO_VMEM)	Clock for Main I2C interface
H7	SDA	DIO(VIO_VMEM)	SDA for Main I2C interface
D2	MASTER_CLK	AI Pull Down 1.5MΩ	26 MHz, 13 MHz or 19.2 MHz from modem
A1	CLK32K_IN	DI(VIO_VMEM) Pull Down 1.5MΩ	32 kHz input
K3	CLK32K	DO(VIO_VMEM)	32 kHz to multimedia processor

Table 2. STw4810 balls function (continued)

Ball	Ball name	Ball type	Description
General supplies			
Regulator balls			
A4 B4	VBAT_VIO_VMEM	VDDA-VBAT	Battery power supply for step down VIO_VMEM
A2 B3	VMINUS_VIO_VMEM	VSSA	Ground for step down VIO_VMEM
A3 C4	VLX_VIO_VMEM	AIO	BUCK of step down VIO_VMEM
A5	VIO_VMEM	AI	VIO_VMEM Feed back input
D9 D10	VBAT_VCORE	VDDA-VBAT	Battery power supply for step down VCORE
B10 C9	VMINUS_VCORE	VSSA	Ground for step down VCORE
C10 D8	VLX_VCORE	AIO	BUCK of step-down VCORE
A10	VCORE	AI	VCORE sense
C7	VBAT_VPLL_ANA	VDDA-VBAT	Battery supply for VPLL, VANA
A7	VANA	AO	VANA output
A8	VPLL	AO	VPLL output
A6	VAUX	AO	VAUX output
B6	VBAT_VAUX	VDDA-VBAT	Battery supply for VAUX
USB balls			
C2	IT_WAKE_UP	DO(VBAT-DIG)	Interrupt to modem for wake-up due to USB plug
K8	USBOEn	DIO(VIO_VMEM) Pull Down 1.5MΩ	Output enable of the differential driver in the USB mode
J7	USBVP	DIO(VIO_VMEM) Pull Down 1.5MΩ	Data input in the USB transmit mode, positive data input the single-ended transmit mode, or TXD in UART mode
J8	USBVM	DIO(VIO_VMEM) Pull Down 1.5MΩ	Single-ended zero input in the USB transmit mode, negative data input in the single-ended transmit mode, or RXD in the UART mode
K7	USBRCV	DO(VIO_VMEM)	Differential receiver output
E9	DP	AIO(VUSB)	Positive data line in the USB mode, or serial data input in the UART mode
E10	DN	AIO(VUSB)	Negative data line in the USB mode, or serial data output in the UART mode.
E8	ID	AI(VBAT-USB)	ID ball of the USB detector used for protocol identification.

Table 2. STw4810 balls function (continued)

Ball	Ball name	Ball type	Description
General supplies			
H10	CP	AIO(VBUS)	C plus flying capacitor (VBUS level 4.4 to 5.25)
J10	CN	AIO(VBUS)	C minus flying capacitor (VBUS Level)
G10	VBUS	AIO(VBUS)	USB cable supply (VBUS Level)
F10	VUSB	AIO	Decoupling capacitor for USB internal regulator
G9	USBSCL	DI(VIO_VMEM)	Clock for dedicated USB I2C
H9	USBSDA	DIO(VIO_VMEM)	SDA for dedicated USB I2C
H8	USBINTn	DO(VIO_VMEM)	Interrupt to multimedia processor for USB or accessory plug
SD MMC balls			
G3	MCCMDDIR	DI(VIO_VMEM) Pull Down 1.5MΩ	CMD direction. - "high": CMD signal from processor to card - "Low": CMD signal from card to processor
K2	MCDAT0DIR	DI(VIO_VMEM) Pull Down 1.5MΩ	DATA0 direction - "high": DATA0 signal from processor to card - "Low": DATA0 signal from card to processor
K9	MCDAT2DIR	DI(VIO_VMEM) Pull Down 1.5MΩ	DATA2 direction - "high": DATA2 signal from processor to card - "Low": DATA2 signal from card to processor
H4	MCDAT31DIR	DI(VIO_VMEM) Pull Down 1.5MΩ	DATA(3,1) direction - "high": DATA(3,1) signal from processor to card - "Low": DATA(3,1) signal from card to processor
G2	MCCLK	DI(VIO_VMEM) Pull Down 1.5MΩ	Host clock, between processor and STw4810, to the card (processor clock).
H5	MCFBCLK	DO(VIO_VMEM)	Host feedback clock between STw4810 and processor, to re-synchronize data in processor.
H1	MCCMD	DIO(VIO_VMEM) Pull Up 1.5MΩ	Bidirectional command/response signal between processor and STw4810.
K1	MCDATA0	DIO(VIO_VMEM) Pull Up 1.5MΩ	Bidirectional data0 between processor and STw4810
H2 H3 J1	MCDATA[3:1]	DIO(VIO_VMEM) Pull Up 1.5MΩ	Bidirectional data [3:1] between processor and STw4810.
F3	LATCHCLK	DI(VMMC) Pull Down 1.5MΩ	Host feedback clock to STw4810, to re-synchronize data in processor.
G1	CLKOUT	DO(VMMC)	Host clock, between STw4810 and card (processor clock).
F2	CMDOUT	DIO(VMMC) Pull Up 1.5MΩ	Bidirectional command/response signal between STw4810 and processor.

Table 2. STw4810 balls function (continued)

Ball	Ball name	Ball type	Description
General supplies			
E1	DATAOUT0	DIO(VMMC) Pull Up 1.5MΩ	Bidirectional data0 between STw4810 and card
F1 E3 E2	DATAOUT[3:1]	DIO(VMMC) Pull Up 1.5MΩ	Bidirectional data[3:1] between STw4810 and card.
J4	VBAT_MMC	VDDA-VBAT	Battery supply for VMMC
K5	VMMC	AIO	VMMC supply output
Other balls			
J5	GPO1	AO	General purpose output
K6	GPO2	AO	General purpose output
B9 D3	"Reserved"	G	To be connected to ground
B1 B7 B8 C5 F8 G8 K10	"Reserved"	O	To be left open

4 Functional description

4.1 Introduction

The STw4810 integrates all the power supplies for a multimedia processor as well as memories and peripherals:

- Two switched mode power supply regulators: one for the multimedia processor core, one for multimedia processor I/Os and memories
- Three low-drop output regulators for multimedia processor analog supplies (PLL and others) and auxiliary components
- USB OTG FS/LS physical interface
- MMC card power supplies and level shifters
- Multimedia processor supply monitoring / power-on reset and power supply alarms / interrupt management
- Two serial I2C communication interfaces; one to control the devices (SDA, SCL) and one to control the USB (USBSDA, USBSCL).

4.2 Digital control module

This module describes the interfaces used to program the device and the related registers.

4.2.1 State machine

Description of each states: ([Figure 3](#).)

OFF: In this mode the STw4810 is switched off. Off is when PON=0, when battery level is under 2.4 V or when thermal shutdown is activated. There is no multimedia processor power supply. The only active cell is the USB cable detection and V_{BAT} level detection.

OSC_START: Oscillator is enabled and the power up module is waiting for the rising edge of the internal signal OSC_OK to start power up sequence. This state duration is 300 μ s.

START_BIAS: Bias, reference and thermal shut-down are enabled, a counter is activated to wait for rising edge of internal signals PDN_regulators. This state duration has a typical value of 7.77 ms and a worst case value of 9.46 ms.

START_PM: after a 1 ms wait, multimedia processor power supplies are available (VIO_VMEM, VCORE, VPLL, and VANA). The device can allow I2C communication, output power supply monitoring and application (USB,SD/MMC).

OFF2: STw4810 is waiting for the 32 kHz multimedia processor signal. This state has an indeterminate duration. If 32kHz is present during the states describes above, it has no effect. The 32 kHz signal is taken into account by STw4810 only when the 'VDDOK' ball is high, that is at the end of START_PM state.

RESET: STw4810 forces a reset during 10*32 kHz period before setting PORn high.

INT_OSC: The STw4810 can work without MASTER_CLK via its internal oscillator. The device waits for an external clock detection before switching to the external clock. When receiving a rising edge on PWREN ball (coming from multimedia processor) or on TCXO_EN ball (coming from modem), STw4810 answers by asserting to "1" the

REQUEST_MC ball. STw4810 remains in internal oscillator mode until it receives the external clock signal on MASTER_CLK ball.


EXT_CLK: When MASTER_CLK is detected, the STw4810 uses this clock as reference and switches off its internal oscillator to save quiescent. MASTERCLK should remain connected up to SLEEP mode.

SLEEP: SLEEP mode is required by multimedia processor by setting a PWREN at low level. Then VDDOK is forced to 0, regulators (VCORE, VIO_VMEM) switch to sleep mode and wait for PWREN at high level ([Figure 4](#)).

WAKE-UP: From SLEEP mode, the multimedia processor requests to switch back to Normal mode. Thus the device restarts its internal oscillator and then switches regulators from sleep to normal mode and informs multimedia processor with VDDOK at high level ([Figure 4](#)).


Note: By default VAUX is in stand by mode, $pdn_vaux = 0$ ([Table 18](#)). It can be programmed in normal mode only by asserted pdn_vaux bit to "1".

Figure 3. Start-up timing



All regulators are started with PDN_regulators but can be switched off from the beginning or during application by software ([Table 27](#))

Figure 4. Switching POWER to sleep timing



Registers reset

In the event of a hardware reset coming from the modem, PON ball set to “0”, all registers are reset at initial value when PON ball goes back to “1” level.

A software reset from multimedia processor of STw4810, through SW_RESETn ball set to “0”, reset all registers except power control register (at address 1E & 1F).

Main clock oscillator control


REQUEST_MC is an OR output gate between PWREN (coming from multimedia processor) and TCXO_EN (coming from modem supply), it is synchronized on 32 kHz, except during power-up where PWREN is masked and considered as high.

REQUEST_MC enabled or disabled the master clock oscillator device.

4.2.2 POWER OFF / VDDOK

- In case of VDDOK falling edge due to under voltage on VCORE or VIO_VMEM detected, or 'it_twarn' bit set to "1" (Table 18), then multimedia processor is reset (PORn low during a minimum time of 312.5 μs) and restarted with no time-out. (see Figure 5). In case of VDDOK falling edge because PWREN balls equals "0", there is no reset (PORn still high).
- In case of PON falling edge (STw4810 switched off from modem) multimedia processor is also reset with no time-out. We consider that clean switch off between modem and multimedia processor is done by software directly.

Figure 5. VDDOK block diagram



4.2.3 SLEEP mode

STw4810 goes into SLEEP mode by different ways.


Whether VCORE, VIO_VMEM and VAUX are programmed to SLEEP mode or not is indicated in Table 27.

4.2.4 I2C Interface

The device supports two I2C bus interfaces. One main interface (SDA,SCL) controls power management and all programmable functions, the second interface (USBSDA, USBSCL) is dedicated to USB control. STw4810 allows to work with only the main I2C interface to control all the functions, including the USB, via USB_I2C_CTRL bit of power control register (Table 27). I2C Interface is used to read status information from inside the device.

Flags, interrupt and write registers are used to configure the device functions (threshold, clock division, output voltage, etc...). By default, the main I2C interface (SCL,SDA) controls the main registers and USB I2C interface (USBSCl, USBSDA) controls USB registers.

Figure 6. I2C interface block diagram



Both I2C are configured as slave serial interface compatible with I2C registered trademark of Phillips Inc. (version 2.1).

I2C interface description

STw4810 I2C is a slave serial interface with a serial data line (SDA or USBSDA) and a serial clock line (SCL or USBSCl):

- SCL / USBSCl: input clock used to shift data
- SDA / USBSDA: input/output bidirectional data transfers

It is composed of:

- One filter to reject spikes on the bus data line and preserve data integrity
- Bidirectional data transfers up to 400kbit/s (Fast-mode) via SDA or USBSDA signal

The SDA or USBSDA signal contains the input/output control and data signals that are shifted in the device, MSB first. The first bit must be high (START) followed by the Device ID (7 bits) and Read/Write bit control (1 indicates read access, a logical 0 indicates a write access).

- Device ID in write mode: 5Ah (01011010)
- Device ID in read mode: 5Bh (01011011)

Then STw4810 sends an acknowledge at the end of an 8 bits transfer. The next 8 bits correspond to the register address followed by another acknowledge. The 8 bits data field is sent last, followed by a last acknowledge.

Table 3. Device ID

b7	b6	b5	b4	b3	b2	b1	b0
AdrID6	AdrID5	AdrID4	AdrID3	AdrID2	AdrID1	AdrID0	R/W

Table 4. Register address

b7	b6	b5	b4	b3	b2	b1	b0
RegADR7	RegADR6	RegADR5	RegADR4	RegADR3	RegADR2	RegADR1	RegADR0

Table 5. Register data

b7	b6	b5	b4	b3	b2	b1	b0
DATA7	DATA6	DATA5	DATA4	DATA3	DATA2	DATA1	DATA0

I2C interface modes

Figure 7. Control interface: I2C format





Figure 8. Control interface: I2C timing



4.2.5 Control registers

Control registers have the following functions:

- Select level of regulation for multimedia processor supply
- Control the USB interface
- Control the SD/MMC/SDIO interface
- Control the state machine

Table 6. Register general information

Address	Comment	I2C control
00h to 10h	USB Registers (Table 9 to Table 17)	USBSDA / USBSCSCL or SDA / SCL ⁽¹⁾
11h	SD MMC Control register (Table 18)	SDA / SCL
12h to 1Dh	Test registers	
1Eh to 1Fh	Power control registers (Table 19 to Table 27)	SDA / SCL
20h	twarning register (Table 28)	SDA / SCL

1. Controlled by USB_I2C_CTRL bit of Power control register ([Table 27](#))

Table 7. Register summary

Register	Addr.	7	6	5	4	3	2	1	0
Vendor ID	00h	1	0	0	0	0	0	1	1
	01h	0	0	0	0	0	1	0	0
Product ID	02h	0	0	0	1	0	0	0	0
	03h	0	1	0	0	0	0	0	0
USB control register 1	04h 05h	Not used	uart_en	oe_int_en	bdis_acon_en	not used	dat_se0	suspend	speed
USB control register 2	06h 07h	vbus_chrg	vbus_dischrg	vbus_drv	id_gnd	dn_pulldown	dp_pulldown	dn_pullup	dp_pullup
USB interrupt source	08h	cr_int	bdis_acon	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
USB interrupt latch	0Ah 0Bh	cr_int	bdis_acon	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
USB interrupt mask false	0Ch 0Dh	cr_int	bdis_acon	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
USB interrupt mask true	0Eh 0Fh	cr_int	bdis_acon	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
USB EN	10h	Not used						usb_en	not used
SD MMC control	11h	pdn_vaux	it_warn	monitoring_vio_vmem_vcore	gpo2	gpo1	sel_vmmc<1:0>		pdn_vmmc
Twarning	20h	Not used							mask_twarn

Table 8. Power control register

Register	Addr.	15	14	13	12	11	10	9	8
Power control	1Fh	Not used						reg address 2 bits	
Register	Addr.	7	6	5	4	3	2	1	0
Power control	1 Eh	reg address 3 bits			data din/dout 4 bits				ena write

REGISTERS CONTROLLED BY I2C USB BUS

The registers described in this chapter are controlled through the USB serial I2C interface, USB SCL and USB SDA balls.

These registers could also be controlled through the main I2C interface, SCL and SDA balls by setting to “1” USB-I2C_CTRL bit in Power control register ([Table 23](#)).

Table 9. USB register address

Address	Register	Type
00h - 01h	Vendor ID	R
02h - 03h	Product ID	R
04h set	USB Control Register 1	R/W
05h clearh	USB Control Register 1	R/W
06h set	USB Control Register 2	R/W
07h clearh	USB Control Register 2	R/W
08h	USB Interrupt Source	R
09h	Not used	
0Ah set	USB Interrupt Latch	R/W
0Bh clearh	USB Interrupt Latch	R/W
0Ch set	USB Interrupt Mask False	R/W
0Dh clearh	USB Interrupt Mask False	R/W
0Eh set	USB Interrupt Mask True	R/W
0Fh clearh	USB Interrupt Mask True	R/W
10h	USB_EN	R/W

Note: A bit of register 1 is set at “1” by writing a “1” at address 04h, is reset at “0” by writing a “1” at address 05h. This is also applicable for USB Control Register 2 (06h, 07h), USB Interrupt register (0Ah, 0Bh), USB Interrupt Mask False register (0Ch, 0Dh) and USB Interrupt Mask True register (0Eh, 0Fh). Writing “0” at any address has not effect on the content of any register.

Table 10. Vendor ID and Product ID: Read only

Name	Address	Register Value
Vendor ID	00h	83h
Vendor ID	01h	04h
Product ID	02h	10h
	03h	40h

USB control register 1**Table 11. USB control register 1 (address = 04h set and 05h clearh)**

Register	7	6	5	4	3	2	1	0
Bit name	Not used	uart_en	oe_int_en	bdis_acon_en	not used	dat_se0	suspend	speed
Type	-	R/W	R/W	R/W	-	R/W	R/W	R/W

Bits	Name	Value	Settings	Default
6	uart_en	0	Inactive	0
		1	UART logic buffers are enabled	
5	oe_int_en	0	Inactive	0
		1	Allow to send interruption through USBOEn	
4	bdis_acon_en	0	Inactive (default)	0
		1	Enable A-device to connect if B-device disconnect detected:	
2	dat_se0	0	VP_VM USB mode	0
		1	DAT_SE0 USB mode	
1	suspend	0	Inactive (default)	0
		1	Put transceiver in low power mode	
0	speed	0	Set rise and fall times of transmit Low Speed	0
		1	Full Speed	

USB control register 2

Table 12. USB Control Register 2 (Address = 06h set and 07h clearh)

Register	7	6	5	4	3	2	1	0
Bit name	vbus_chrg	vbus_dischrg	vbus_drv	id_gnd	dn_pulldown	dp_pulldown	dn_pullup	dp_pullup
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

Bits	Name	Value	Settings	Default
7	vbus_chrg	0	Inactive	0
		1	Charge VBUS through a resistor	
6	vbus_dischrg	0	Inactive	0
		1	Discharge VBUS through a resistor to ground.	
5	vbus_drv	0	Inactive	0
		1	Provide power to VBUS	
4	id_gnd	0	Inactive	0
		1	Connect ID ball to ground	
3	dn_pulldown	0	Inactive	0
		1	Connect DN pull-down	
2	dp_pulldown	0	Inactive	0
		1	Connect DP pull-down	
1	dn_pullup	0	Inactive	0
		1	Connect DN pull-up	
0	dp_pullup	0	Inactive	0
		1	Connect DP pull-up	

USB interrupt source register

Table 13. USB Interrupt source register (address = 08h)

Register	7	6	5	4	3	2	1	0
Bit name	cr_int	bdis_acion	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
Type	R	R	R	R	R	R	R	R

Bits	Name	Value	Settings	Default
7	cr_int	0	Inactive	0
		1	DP ball is above the carkit interrupt threshold	
6	bdis_acion	0	Inactive	0
		1	Set when bdis_acion_en is set, and transceiver asserts dp_pullup after detecting B-device disconnect.	
5	id_float	0	Inactive	0
		1	ID ball floating	
4	dn_hi	0	Inactive	0
		1	DN ball is high	
3	id_gnd_forced	0	Inactive	0
		1	ID ball grounded	
2	dp_hi	0	Inactive	0
		1	DP asserted during SRP,	
1	sess_vld	0	Session valid comparator threshold <0.8V or >4.4V	0
		1	0.8V < Session valid comparator threshold < 4.4V	
0	vbus_vld	0	A-device VBUS valid comparator threshold <4.4V	0
		1	A-device VBUS valid comparator threshold >4.4V	

USB latch register

Table 14. USB interrupt latch registers (address = 0Ah set and 0Bh clearh)

Register	7	6	5	4	3	2	1	0
Bit name	cr_int	bdis_acion	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
Default	0	0	0	0	0	0	0	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

USB interrupt latch register bits indicate which sources have generate an interrupt.

USB interrupt mask false register

Table 15. USB interrupt mask false register (address = 0Ch and 0Dh)

Register	7	6	5	4	3	2	1	0
Bit name	cr_int	bdis_acon	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
Default	0	0	0	0	0	0	0	0
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

USB interrupt mask false register bits enable transition from true to false.

USB interrupt mask true register

Table 16. USB interrupt mask true register (address = 0Eh and 0Fh)

Register	7	6	5	4	3	2	1	0
Bit name	cr_int	bdis_acon	id_float	dn_hi	id_gnd_forced	dp_hi	sess_vld	vbus_vld
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

USB interrupt mask true register bits enable interrupts on transition from false to true.

USB EN register

Table 17. USB EN register (address = 10h)

Register	7	6	5	4	3	2	1	0
Bit name	Not used						usb_en	not used
Type	-	-	-	-	-	-	R/W	-

Bits	Name	Value	Settings	Default
1	usb_en	0	Inactive	0
		1	Enable USB PHY	

REGISTERS CONTROLLED BY MAIN I2C BUS

I²C controlled registers are controlled through the main serial I2C interface, SCL and SDA balls.

SD MMC control register

Table 18. SD MMC control register (11h)

Register	7	6	5	4	3	2	1	0
Bit name	pdn_vaux	it_warn	monitoring_vio_vmem_vcore	gpo2	gpo1	sel_vmmc<1:0>		pdn_vmmc
Type	R/W	R ⁽¹⁾	R ⁽¹⁾	R/W	R/W	R/W		R/W

1. These bits are reset (0) after reading

Bits	Name	Value	Settings	Default
7	pdn_vaux	0 1	Inactive Enable LDO vaux	0
6	it_warn	0 1	Below temperature threshold Above temperature threshold	0
5	monitoring_vio_vmem_vcore	0 1	Outputs in the good range Outputs lower than expected on vio_vmem or vcore	0
4	gpo2	0 1	Output GPO2 HZ Output GPO2 Low	0
3	gpo1	0 1	Output GPO1 HZ Output GPO1 low	0
[2:1]	sel_vmmc<1:0>	00 01 10 11	1.8V selection 1.8V selection 2.85V selection 3V selection	00
0	pdn_vmmc	0 1	Inactive Enable SD/MMC or SDIO function.	0

In Flash OTP two registers allow to program STw4810 energy management part. These two registers are at address 1E and 1F and must be programmed with 1F register first followed by 1E register.

Power control register at address 1Eh

Table 19. Power control register - General information (Address = 1Eh)

Register	7	6	5	4	3	2	1	0
Bit name	reg address 3 bits LSB's			data din/dout 4 bits				EN
Type	R/W			R/W				R/W

Bits	Name	Value	Settings	Default
[7:5]	reg address 3 bits		See Table 21 "Address" column (LSB's).	0
[4:1]	data din/dout 4 bits		See Table 21 control register	0
0	EN	0 1	Read enabled Write enabled	0

Power control register at address 1Fh

Table 20. Power control register - General information (Address = 1Fh)

Register	15	14	13	12	11	10	9	8
Bit name	Not used						reg address 2 bits MSB's	
Type							R/W	

Bits	Name	Value	Settings	Default
[9:8]	reg address 2 bits MSB's		See Table 21 "Address" column (MSB's).	0

Power control register mapping

Table 21. Power control register mapping

Address 1Fh							Address 1Eh							Comment			
Not used							reg address			data din/dout 4 bits					EN		
1	1	1	1	1	1	0	2 bits MSB's	3 bits LSB's									
5	4	3	2	1	0		9	8	7	6	5	4	3	2	1	0	
							00h to 04h										Test purpose
							05h to 0Ah			Setting					See Table 22 to Table 27		
							0Bh to 1E										Test purpose

Caution: Only the latest value written in register at address 1E/1F can be read.

Power control register at address 05h

Table 22. Power control register at address 05h

Address 1Fh								Address 1Eh								
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Not used							0	0	1	0	1	vcore_sel [3:0]				EN

Bits	Name	Value	Settings	Default
[4:1]	vcore_sel [3:0]	0000	= 1.00V	0100
		0001	= 1.05V	
		0010	= 1.10V	
		0011	= 1.15V	
		0100	= 1.20V (default)	
		0101	= 1.22V	
		0110	= 1.24V	
		0111	= 1.26V	
		1000	= 1.28V	
		1001	= 1.30V	
		1010	= 1.32V	
		1011	= 1.34V	
		1100	= 1.36V	
		1101	= 1.38V	
		1110	= 1.40V	
		1111	= 1.50V	

Power control register at address 06h

Table 23. Power control register at address 06h

Address 1Fh								Address 1Eh							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not used						0	0	1	1	0	vpll_sel [0]	vaux_sel <1:0>	usb_i2c_ctrl	EN	

Bits	Name	Value	Settings	Default
4	vpll_sel[1:0] on 06h and 07h address	00 01 10 11	= 1.05V = 1.2V = 1.3V = 1.8V	11
[3:2]	vaux_sel[1:0]	00 01 10 11	= 1.5V = 1.8V = 2.5V = 2.8V	00
1	usb_i2c_ctrl	0 1	USB I2C interface controls USB registers Main I2C interface controls USB registers	0

Power control register at address 07h

Table 24. Power control register at address 07h

Address 1Fh								Address 1Eh							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not used						0	0	1	1	1	en_vpll	not used	en_vcore	vpll_sel [1]	EN

Bits	Name	Value	Settings	Default
4	en_vpll	0 1	Disabled / VPLL = OFF Enabled / VPLL = ON ⁽¹⁾	1
2	en_vcore	0 1	Disabled / VCORE = OFF Enabled / VCORE = ON ⁽¹⁾	1
1	vpll_sel[1]	-	See Table 23	-

1. No soft start feature at supply enabled after a disabled/enabled sequence

Power control register at address 08h**Table 25. Power control register at address 08h**

Address 1Fh								Address 1Eh							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not used						0	1	0	0	0	en_clk_squarer	en_monitoring	en_vana	not used	EN

Bits	Name	Value	Settings	Default
4	en_clock_squarer	0 1	Disabled Enabled (sine wave signal input)	0
3	en_monitoring	0 1	Disabled / MONITORING = OFF Enabled / VCORE & VIO_VMEM monitoring = ON	1
2	en_vana	0 1	Disabled / VANA = OFF Enabled / VANA = ON	1

Power control register at address 09h**Table 26. Power control register at address 09h**

Address 1Fh								Address 1Eh							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Not used						0	1	0	0	1	vaux_sleep	not used	not used	not used	EN

Bits	Name	Value	Settings	Default
4	vaux_sleep	0 1	When PWREN is low: VAUX stays in normal mode VAUX goes in sleep mode (default)	1
2	Not used		Reserved	1
1	Not used		Reserved	1

Power control register at address 0Ah

Table 27. Power control register at address 0Ah

Address 1Fh								Address 1Eh									
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Not used								0	1	0	1	0	vaux_force_sleep	not used	vio_vmem_force_sleep	vcore_force_sleep	EN

Bits	Name	Value	Settings	Default
4	vaux_force_sleep	0 1	0: VAUX in normal mode 1: VAUX goes in sleep mode (for any PWREN level)	0
2	vio_vmem_force_sleep	0 1	0: VIO_VMEM in normal mode 1: VIO_VMEM goes in sleep mode (for any PWREN level)	0
1	vcore_force_sleep	0 1	0: VCORE stays in normal mode 1: VCORE goes in sleep mode (for any PWREN level)	0

Twarning register

Table 28. Twarning register (Address = 20h)

Register	7	6	5	4	3	2	1	0
Bit name	Not used							mask_twarn
Type	-							R/W

Bits	Name	Value	Settings	Default
0	mask_twarn	0 1	Inactive Mask TWARN interruption (it_twarn bit) through VDDOK	0

4.2.6 IT generation

STw4810 has three interrupt balls:

IT_WAKE_UP: with only VBAT supply, no other supply available, when a USB cable is plugged this interrupt is activated to wake up the host or the modem, depends of application (active low).

USBINTn: This interrupt ball is dedicated to USB protocol and sent to multimedia processor

VDDOK: This ball has two functions:


- When high, it indicates that VIO_VMEM and VCORE output voltages are within the right range and that the device internal temperature is below the maximum allowed temperature.
- When low, it indicates that output regulators (VCORE or VIO_VMEM) are not regulated properly or PWREN = "0", or that the temperature is above the allowed threshold (see [Thermal shut-down](#) section). The interruption source in the application register (address 11h) needs to be checked.

4.2.7 Clock switching and control

This block generates the clock used by the DC/DC converter (USB charge pump, step-down VIO_VMEM and step-down VCORE). STw4810 is able to sustain the master clock frequencies of 26 MHz, 19.2MHz and 13 MHz. It can also sustain dedicated MASTER_CLK signal in the frequency range of 750KHz to 1MHz. If the clock is not detected the internal oscillator is automatically selected.

Note: When present the Master clock should remain connected up to Sleep mode.

Figure 9. Clock switching between master and internal clock (1)



4.3 Power management module

STw4810 includes several regulators that supply the multimedia processor and its peripherals. All regulators can work in different modes depending on the processor needs.

When the STw4810 is in ‘Low Current Mode’, the output current is reduced to save energy via the lower quiescent current. The nominal mode is called high power mode (HPM). The mode is selected by PWREN signal according to both multimedia processor and STw4810 state.

When PWREN = “0”, sleep mode is selected. HPM is selected as default when PWREN = “1”.


Each regulator has a dedicated battery power supply. It can be powered down by a signal called PDN_regulator_name as shown in the [Figure 2: STw4810 block diagram](#). In this mode, the regulator is switched off and only a leakage current is present (max. 1µA). VCORE, VAUX and VPLL output voltages are programmable, through main I2C interface, using the “Regulator”_SEL[x:0] bits of the POWER CONTROL registers ([Table 22](#) to [Table 27](#)).

In addition, an output current limitation prevents high current delivery in case of output short circuit.

All multimedia processor power supplies have the same soft start to prevent leakage in the multimedia processor device during the start-up phase. There is an exception with VAUX which can be started independently.

4.3.1 Bandgap, biasing and references

Figure 10. Block diagram of biasing and references of the device



4.3.2 VCORE regulator: DC/DC STEP- DOWN regulator

This regulator drives the core of the multimedia processor. VCORE is a DC/DC step-down regulator that generates the regulated power supply with very high efficiency. The 15 voltage levels enable dynamic voltage and frequency scaling suitable for any supply voltage of CMOS process, they also follow the processor process roadmap. The regulated output voltage levels are adjustable by the power control registers ([Table 22](#)), via the main I2C interface (SDA, SCL).

The master clock (13, 19.2 or 26 MHz) is automatically detected, squared and divided to generate the switching clock of the SMPS. When this clock is not available, regulators run the internal RC oscillator.

The DC/DC step-down regulator has the following main features;

- Programmable output voltage, 15 levels from 1.0 V to 1.5 V (VCORE_SEL [3:0] bits of Power control register - [Table 22](#))
- 3 power domains:
 - ‘Normal mode’ when multimedia processor is in run mode, 600 mA full load
 - ‘Low current mode’ when multimedia processor is in sleep mode, 5 mA current capability.

Fast switching from low current to normal mode.
The regulator is in ‘low current mode’ when multimedia processor is in sleep mode. PWREN signal indicates that the multimedia processor is about to switch to run mode. VDDOK signal indicates to the multimedia processor that all supplies are in the specified range.

Note: The definition of SLEEP mode is given in section [4.2.3: SLEEP mode](#).

- ‘Power Down mode’ or ‘Standby Mode’ when regulator is switched off, no consumption (EN_VCORE bit of Power control register - [Table 28](#))
- Soft start circuitry at start up, from power off to normal mode, when PON ball changes from “0” to “1”.
- Default setting defined by start-up configuration.

4.3.3 VIO_VMEM regulator: DC/DC step- down regulator

VIO_VMEM step-down regulator has the same structure than VCORE.

The VIO_VMEM regulator supplies the IOs of the multimedia processor and its peripherals.

This regulator can be used to supply the memories working with the multimedia processor, such as DDR-SDRAM. A switched mode power supply - voltage down converter is used to generate the 1.8 V regulated power supply with very high efficiency.

The master clock (13, 19.2 or 26 MHz) is automatically detected, squared and divided to generate the SMPS switching clock. When this clock is not available, regulators can run the internal RC oscillator.

Main features

- Fixed 1.8 V output voltage
- Two power domains:
 - ‘Normal mode’ when multimedia processor is in run mode - 600 mA full load
 - ‘Low current mode’ when multimedia processor is in sleep mode, 5 mA current capability.

Fast switching from low current to normal mode.

The regulator is in 'low current mode' when multimedia processor is in sleep mode. PWREN signal indicates that the multimedia processor is about to switch to run mode. VDDOK signal indicates to the multimedia processor that all supplies are in the specified range.

Note: The definition of SLEEP mode is given in [4.2.3: SLEEP mode section](#).

- Soft start circuitry at start up, from power off to normal mode, when PON ball changes from "0" to "1".
- Default setting defined by start-up configuration.

4.3.4 VPLL

This LDO is dedicated to the multimedia processor PLL (1.05 V, 1.2 V, 1.3 V, 1.8 V) power supply with 10 mA max full load (Power Control Registers - [Table 27](#) and [Table 28](#)).

Main features

- Programmable output voltage, (VPLL_SEL[1:0] bits of power control register - [Table 27](#) and [Table 28](#))
- Two power domains:
 - 'Normal mode' 10 mA full load
 - 'Power Down mode' or 'Standby Mode' when regulators are switched off and there is no power consumption (EN_VPLL bit of power control register - [Table 28](#))
- Soft start circuitry at start up, from power off to normal mode, when PON ball changes from "0" to "1".
- Default setting defined by start-up configuration.

4.3.5 VANA

This LDO is dedicated to the multimedia processor analogue function (2.5 V) power supply with 10 mA full load.

Main features:

- 2.5 V output voltage,
- Two power domains
 - 'Normal mode' 10 mA full load
 - 'Power Down mode' or 'Standby Mode' when regulators are switched off and there is no power consumption (EN_VANA bit of Power control register - [Table 29](#)),
- Default setting defined by start-up configuration.

4.3.6 VAUX

This LDO is dedicated either to the multimedia processor input/output signals or to the auxiliary devices. Power supply values are 1.5 V, 1.8 V, 2.5 V, 2.8 V with 150 mA full load and 0.5 mA in SLEEP mode. In case of 1.5 V on the output, this LDO can be supplied by using VIO_VMEM DC/DC converter (1.8 V). One pad feed-back is used.

Main features:

- Programmable output voltage, 4 levels (VAUX_SEL[1:0] bits of Power control register - [Table 27](#))
- Three power domains:
 - ‘Normal mode’ when multimedia processor is in run mode, 150 mA full load
 - ‘Low current mode’ when multimedia processor is in sleep mode, 0.5 mA current capability. Fast switching from low current to normal mode.

Note: Definition of SLEEP mode is given in [4.2.3: SLEEP mode](#) section.

- ‘Power down mode’ or ‘standby mode’ when regulator is switched off, no power consumption (PDN_VAUX bit of SD MMC control register - [Table 18](#))
- Default setting defined by start-up configuration

4.3.7 Power supply monitoring

This block monitors the VCORE and VIO_VMEM output voltage. If VCORE or VIO_VMEM drop below the threshold, the multimedia processor is reset.

This feature can be deactivated by setting EN_MONITORING bit of Power control register ([Table 29](#)) to “0”.

4.3.8 Power supply domains

[Table 29](#) lists the register bits that control STw4810 supply domains for each supply.

Table 29. Power supply domains

Supply name	Description	Supply domains		
		Normal	Sleep	Power down
VCORE	STEP-DOWN	15 values VCORE_SEL[3:0]	VCORE_SLEEP VCORE_FORCE_SLEEP	EN_VCORE
VIO_VMEM	STEP-DOWN	1.8 V	VIO_MEM_SLEEP VIO_VMEM_FORCE_SLEEP	
VPLL	LDO	4 values VPLL_SEL[1:0]		EN_VPLL
VANA	LDO	2.5 V		EN_VANA
VAUX	LDO	4 values VAUX_SEL[1:0]	VAUX_SLEEP VAUX_FORCE_SLEEP	PDN_VAUX
VMMC	LDO	3 values SEL_VMMC[1:0]		PDN_VMMC

Note: More details on VMMC supply are given in [Section 4.5](#)

4.3.9 Thermal shut-down


A thermal sensor is used to monitor the die temperature.

- As soon as the die temperature exceeds the thermal warning rising threshold 1, VDDOK ball goes to “0” and ‘it_warn’ bit is set to “1” (SD MMC control register - [Table 18](#)). The IC turns back VDDOK ball to “1” and ‘it_warn’ bit to “0” when the device temperature drops below the thermal warning falling threshold 1 of the thermal sensor.
- A second thermal detection level, thermal shutdown rising threshold 2, puts all STw4810 supplies OFF, the supplies goes back to ON state when the temperature reaches the thermal shutdown falling threshold 2.

Table 30. Thermal threshold values

Description	Min	Typ	Max	Unit
Thermal Warning Threshold 1				
Rising threshold	134	140	149	°C
Falling threshold	117	123	131	°C
Thermal Shutdown Threshold 2				
Rising threshold	149	155	164	°C
Falling threshold	129	135	143	°C

Figure 11. Thermal threshold temperatures for ‘it_warn’ bit and VDDOK ball



4.4 USB OTG module

This transceiver complies with the USB specification;


- Universal Serial Bus Specification Rev 2.0
- On the Go supplement to the USB specification Rev 1.0-a
- Car kit Interface Specification (see: OTG transceiver specification rev0.92)

The USB OTG Transceiver has two modes: USB mode and UART mode. It includes;

- Full and low speed transceiver (12 Mbit/s and 1.5 Mbit/s data rate)
- Support data line and VBUS pulsing session request
- Contains Host Negotiation Protocol (HNP) command and status register
- Charge pump regulator (5 V at 100 mA) to supply VBUS line of the USB cable
- VBUS Pull-up and pull-down resistors as defined by Session Request Protocol (SRP)
- VBUS threshold comparators
- VUSB LDO internal regulator which provides power supply for the bus driver and receiver.
- ID line detector and interrupt generator
- Dedicated I²C serial control interface

4.4.1 Block diagram

Figure 12. USB OTG transceiver block diagram



VBUS monitoring

These comparators monitor the VBUS voltage. They detect the current status of the VBUS line:

- VBUS > 4.4 V means VBUS_VALID
- $2\text{ V} < \text{VBUS} < 4.4\text{ V}$ means SESSION_VALID
- VBUS < 0.8 V means SESSION_END

These three bits generate an interrupt when active (see USB interrupt registers).

VUSB LDO: Internal regulator which provides power supply for the bus driver and receiver.

ID detector: This block detects the status of the ID line. It is capable of detecting three different states of line: ball is floating ID_FLOAT high, ball is tied to ground ID_GND high and ball ID is grounded via resistor. This detection generates interrupts (see USB interrupt registers).

Transceiver: The driver can operate in several different modes. It can act as a classical low-speed and full-speed differential driver, as two independent single-ended drivers or as a single-ended driver in UART mode. This block contains one differential receiver for the USB mode of operation and two single-ended receivers for USB signaling and UART mode.

DP monitor: This block is used to detect car kit peripheral (0.6 V on DP).

Pull up and pull down resistor: Configurable integrated pull-up and pull-down resistor of data line and VBUS.

4.4.2 Modes and operations

Power modes

The transceiver power modes are:

- Active power mode
- Suspended power mode
- Power down mode

In suspended power mode the differential transmitter and receiver are turned off to save power but the USB interface is still active (pull-up and pull-down on, VBUS on). In power down mode, only the serial interface is active and the transceiver is able to detect SRP. In power down mode, ID ball sensing can be turned on/off via a control bit in the control registers.

USB modes

The two transceiver modes are:

- DAT_SEO mode (dat_se0 = 1 in USB control register 1 - [Table 11](#))
- VP_VM mode (dat_se0 = 0 in USB control register 1 - [Table 11](#))

Data transmission The transceiver transmits USB data in the following conditions for USB control register 1 ([Table 31](#), [Table 32](#)):

uart_en=0; oe_int_en=0

Table 31. Data transmission via USB control register 1 (DAT_SE0 mode) - Suspend = 0

USB mode (DAT_SE0)	Inputs		Outputs			Comments
	USBVP	USBVM	DP	DN	USBRCV	
1 (DAT_SE0 mode)	0	0	0	1	Not used	Single ended data (zero sent)
1 (DAT_SE0 mode)	1	0	1	0	Not used	Single ended data (1 sent)
1 (DAT_SE0 mode)	x	1	0	0	Not used	Force single ended zero
0 (VP_VM mode)	0	0	0	0	DIFF_RX	DAT_VP drives the level of DP SE0_VM drives the level of DN
0 (VP_VM mode)	1	0	1	0	DIFF_RX	
0 (VP_VM mode)	0	1	0	1	DIFF_RX	
0 (VP_VM mode)	1	1	1	1	DIFF_RX	

Table 32. Data transmission via USB control register 1 (DAT_SE0 mode) - Suspend = 1

USB mode (dat_se0)	Inputs		Outputs			Comments
	USBVP	USBVM	DP	DN	USBRCV	
1 (DAT_SE0 mode)	0	0	0	1	not used	single ended data (zero sent)
1 (DAT_SE0 mode)	1	0	1	0	not used	single ended data (1 sent)
1 (DAT_SE0 mode)	x	1	0	0	not used	Force single ended zero
0 (VP_VM mode)	0	0	0	0	0 (off)	Driver are suspended
0 (VP_VM mode)	1	0	1	0	0 (off)	
0 (VP_VM mode)	0	1	0	1	0 (off)	
0 (VP_VM mode)	1	1	1	1	0 (off)	

If oe_int_en = 1 and suspend=1 (USB control register 1 - [Table 11](#)), the USB0En ball becomes an output used to generate an IT to multimedia processor.

The transceiver receives USB data in the following conditions:

uart_en = 0 (USB control register 1); oe_int_en = 1

Table 33. Data receiver via USB control register 1

USB mode (dat_se0)	Suspend	Inputs		Outputs		
		DP	DN	USBVP	USBVM	USBRCV
1 (DAT_SE0 mode)	0	0	0	Diff rcv 1	1	not used
1 (DAT_SE0 mode)	0	1	0	1	0	not used
1 (DAT_SE0 mode)	0	0	1	0	0	not used
1 (DAT_SE0 mode)	0	1	1	Diff rcv 1	0	not used
1 (DAT_SE0 mode)	1	0	0	0	1	not used
1 (DAT_SE0 mode)	1	1	0	1	0	not used
1 (DAT_SE0 mode)	1	0	1	0	0	not used
1 (DAT_SE0 mode)	1	1	1	1	0	not used
0 (VP_VM mode)	0	0	0	0	0	diff rcv 1
0 (VP_VM mode)	0	1	0	1	0	1
0 (VP_VM mode)	0	0	1	0	1	0
0 (VP_VM mode)	0	1	1	1	1	diff rcv 1
0 (VP_VM mode)	1	0	0	0	0	not used
0 (VP_VM mode)	1	1	0	1	0	not used
0 (VP_VM mode)	1	0	1	0	1	not used
0 (VP_VM mode)	1	1	1	1	1	not used

UART mode

UART mode is entered by setting the 'uart_en' bit to 1 (USB control register 1 - [Table 11](#)).

The transceiver contains two digital logic level translators between the following balls:

- TXD signal: from USBVM to DN
- RXD signal: from DP to USBVP

When not in UART mode the level translators are disabled.

VBUS monitoring and control

The monitoring is made of three comparators that determine if the VBUS voltage is at a valid level for operation:

- VBUS VALID: It corresponds to the minimum level on VBUS. Any voltage on VBUS below the threshold is considered to be a fault. During power-up, it is expected that this comparator output is ignored.
- VBUS SESSION VALID: This threshold is necessary for session request protocol to detect the VBUS pulsing.
- VBUS SESSION END: Session is ended. In this USB block, a B-device Session End threshold is defined within the range [0.2; 0.8] V. The reason for a low 0.2 V limit is that the leakage current could charge the VBUS up to 0.2 V (maximum).

When the A-device (default master) is power supplied and does not supply VBUS, it presents an input impedance RA_BUS_IN on VBUS of no more than 100 k Ω . If the A-device responds to the VBUS pulsing method of SRP, then the input impedance RA_BUS_IN may not be lower than 40 k Ω .

When the A-device supplies power, the rise time TA_VBUS_RISE on VBUS to go from 0 to 4.4 V is less than 100 ms when driving 100 mA and with an external load capacitance of 10 μ F (in addition to VBUS decoupling capacitance). If VBUS does not reach this voltage within TA_VBUS_RISE maximum time, it indicates that the B-device is drawing more current than the A-device is capable of providing and an over-current condition exists. In this case, the A-device turns VBUS off and terminates the session.

VBUS capacitance

A dual-role device must have a VBUS capacitance CDRD_VBUS value comprised between 1 μ F and 6.5 μ F (see charge pump specification). The limit on the decoupling capacitance allows a B-device to differentiate between a powered-down dual-role device and a powered-down standard host. The capacitance on a host is higher than 96 μ F.

Data line pull-down resistance

When an A-device is idle or acting as host, it activates the pull-down resistors RPD on both DP and DN lines.

When an A-device is acting as peripheral, it disables RPD on DP, not DN.

The A-device can disable both pull-down resistors during the interval of a packet transmission when acting as either host or peripheral.

The two bits of USB control register, dn_pulldown and dp_pulldown ([Table 12](#)) are used to connect/disconnect the pull-down resistors.

When the line is not used, the pull-down is activated and the maximum level on this ball should not exceed 0.342 V.

Data line pull-up resistance

Full-speed and low-speed devices are differentiated by the position of the pull-up resistor from the peripheral device. A pull-up resistor is connected to DP line for a full-speed device and a pull-up resistor is connected to DN line for a low-speed device. The pull-up resistor value is in the range of 900 Ω to 1600 Ω when the bus is idle and 1425 Ω to 3100 Ω when the upstream device is transmitting.

The two bits of USB control register `dp_pullup` and `dn_pullup` ([Table 12](#)) are used to connect/disconnect pull-up resistors.

Session Request Protocol (SRP)

To save power, the OTG supplement allows an A-device to leave the VBUS turned off when the bus is not being used. If the B-device wants to use the bus when VBUS is turned off, then it requires the A-device to supply power on VBUS using the Session Request Protocol (SRP).

- Initial conditions

The B-device does not attempt to start a new session until it has determined if the A-device has detected the end of the previous session. The B-device must ensure that VBUS is below `VBUS_SESSION_END` before requesting a new session.

Additionally, the B-device switches a pull-down resistor (`R_VBUS_PD`) from VBUS to ground in order to quicken the discharge process as long as the B-device does not draw more than 8 mA from VBUS. `R_VBUS_PD` is activated by bit '`vbus_dischrg`' of USB control register 2, ([Table 12](#)).

When the B-device detects that VBUS is below the `VBUS_SESSION_END` and that both DP and DN have been low (SEO) for at least 2 ms, then any previous session on the A-device is over and a new session can start.

- Data-line pulsing

To indicate a request for a new session using the data line pulsing, the B-device turns on the DP pull-up resistor for 5 ms to 10 ms (only at full speed, no DN pulsing). The DP pull-up resistor is connected to VUSB (regulator output voltage). Timing is controlled by the USB digital control.

- VBUS pulsing

To indicate a request for a new session using the VBUS pulsing method, the B-device waits for the initial conditions and then drives VBUS. VBUS is driven for a long enough period for a capacitance on VBUS that is smaller than $2 \times 6.5 \mu\text{F}$ to be charged to 2.1 V while a capacitance on VBUS higher than $97 \mu\text{F}$ is not charged above 2.0 V. In this USB block, the `VBUS_SESSION_VALID` threshold is used to determine if an A-device is DRD (dual role device) or a standard host.

The B-device VBUS pulsing block is designed so that the maximum drawn current does not exceed 8 mA. In this USB block, the pull-up is $600 \Omega \pm 30\%$.

If a B-device is attached to a standard device, the pull-up must be disconnected after the defined timing to prevent damage of standard hosts not designed to withstand a voltage externally applied to VBUS.

- Session Request Protocol (SRP)

If the B-device is in correct condition to start a new session, it first performs data line pulsing, followed by VBUS pulsing. When VBUS next crosses the `SESSION_VALID` threshold, the B-device considers a session to be in progress and asserts the DP or DN data line within 100 ms. After SRP initialization, the B-device is set up to wait for at least 5 seconds for the A-device to respond before informing the user that the consumption attempt has failed.

- Host Negotiation Protocol (HNP)

At the start of a session, the A-device has the role of host as default. During a session, the host role can be transferred back and forth between the A-device and the B-device any number of times using the Host Negotiation Protocol (HNP). The process for this exchange of host role is described in the “On the Go Supplement to the USB 2.0 Specification” (rev 1.0).

ID detector

In either active or suspended power mode, the ID detector detects the condition of the ID line and differentiates between the following three conditions:

- ID ball floating: (e.g. with USB B-device connected)
- ID ball shorted to ground: (e.g. with USB A-device connected)
- ID ball connected to ground through resistor RACC_ID: (e.g. with an accessory).

The transceiver pulls the ID ball to VID_HI (VBAT) through a resistance of RID_PU when an accessory is plugged in. In this case, the ID ball is externally connected to ground via Racc_ID resistor.

Two comparators are used to detect the ID voltage: VID_GND and VID_FLOAT.

The ID detector also has a switch that can be used to ground the ID ball. This switch is controlled by id_gnd bit of USB control register 2 ([Table 12](#)); This pull-down is used for CEA_KARKIT purposes.

Car kit interrupt detector

The transceiver is able to detect when the DP line is below the Carkit Interrupt threshold ‘cr_int’, (see USB interrupt register) (refer to OTG specifications, Rev 0.92, §2.7, p13).

Charge pump

From VBAT_USB, the charge pump supplies VBUS, ‘vbus_drv’ bit of USB control register 2 ([Table 12](#)) is used to enable/disable the charge pump.

LDO USB

From VBAT_USB, a LDO provides VUSB supply, ‘usb_en’ bit of USB_EN register ([Table 17](#)) is used to enable/disable the VUSB LDO.

4.4.3 USB enable control

STw4810 OFF

In this state, the overall system is able to detect USB connection through IT_WAKE_UP ball and with VBUS session valid comparator and ID detection ON.

IT_WAKE_UP is activated (low level) in either of the two following cases:

- When Mini A connector cable is connected and ID goes low
- When activity on VBUS, i.e. a mini B is connected and is able to communicate. This mode is used to wake-up the modem platform. In this configuration, USBINTn ball is not enabled.

STw4810 ON, USB driver not enabled

The USBINTn is now enabled.

If the USB cable is already connected while STw4810 is starting, the USB driver will be enabled when power management is ready.

- Wake-up USB driver conditions
 - A plug-in on a mini A-device and active ID detector
 - B device is connected and ready to start data transfer, VBUS is driven high (session valid high)
 - Activity on USB registers (00h to 0Fh - [Table 9](#) to [Table 16](#)). Multimedia processor ready to wake-up and set-up USB PHY.
 - Possibility to force PHY high (enable) when writing usb_en = 1 in USB EN register ([Table 17](#))
- Set condition: one among the following possibilities
 - External it_wake_up = 0
 - usb_en = 1 by writing to I²C USB interface
 - Access to any other USB register (00h to 0Fh)
- Power down USB driver conditions in order to set the USB driver to power down mode:
 - it_wake_up = 1, and only then
 - Set usb_en bit of USB EN register ([Table 17](#)) to “0”

4.5 SD/MMC/SDIO module

This block provides the power supply (1.8 V, 2.85 V or 3 V) and signal shifting functions required to connect any of the following peripherals to the multimedia processor:


- SD card
- MMC cards, low and 52 MHz high speed
- SDIO cards (except SDIO card version 1.0 / Vsupply range: [3.1; 3.6] V)

Cards detection is automatically done by the multimedia processor system. Following a card detection, the multimedia processor starts the SD/MMC application by writing in the SD MMC control register (*Table 18*) to start LDO VMMC and then starts the protocol initialization.

The module includes:

- 1.8 V, 2.85 V or 3 V voltage regulators (150 mA)
- Five bidirectional level shifter channels compatible with 1.8 V, 2.85 V or 3 V
- Two unidirectional lines for clock: multimedia processor to card and feedback clock to multimedia processor for synchronization.
- Four control signals for channel direction

Figure 13. SD MMC block diagram



5 Electrical and timing characteristics

Otherwise specified parameters are defined for T = 25°C. / VBAT = 3.6 V

5.1 Absolute maximum rating

Table 34. Stw4810 absolute maximum ratings

Symbol	Description	Min.	Typ.	Max.	Units
	Maximum power supply	-0.5		7	V
Ta	Maximum operating ambient temperature	-30		85	°C
Tj	Maximum junction temperature	-30		125	°C
	Maximum power dissipation			0.92	W
	ESD performance ⁽¹⁾	2			kV

1. : HBM Mil-Std-883 Method 3015

5.2 Package dissipation

Table 35. Package dissipation

Symbol	Description	Min.	Typ.	Max.	Units
TFBGA 84 6x6x1.2mm 0.5mm ball pitch					
RTH _{J-A}	Thermal resistance Junction to Ambient		70		°C/W
VFBGA84 4.6x4.6x1.0mm 0.4mm ball pitch					
RTH _{J-A}	Thermal resistance Junction to Ambient		76		°C/W

5.3 Power supply

Note: STw4810 has different ways to go in SLEEP mode.

The different possibilities for V_{CORE}, V_{IO_VMEM} and V_{VAUX} to be programmed to SLEEP mode are given in [Table 30](#) and [Table 27](#).

In all the following tables:

- “Normal mode” is defined as “SLEEP = ‘0’”
- “SLEEP mode” is defined as “SLEEP = ‘1’”

Use [Table 27](#) to refer to each V_{xxx} supply (V_{CORE} or V_{IO_VMEM} or V_{VAUX}).

5.3.1 Operating conditions

Table 36. Operating conditions (Temp range: -30 to +85 °C)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
V_{BAT}	Power supply		2.7		5.5	V
I_{QSLEEP}	Quiescent Current	Sleep mode		170	250	μ A
I_{QSTDBY}		Off mode			4	μ A

5.3.2 VREF18

Table 37. VREF18

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
V_{BAT}	Supply voltage		2.7		4.8	V
V_{REF_18}	Output voltage		1.78	1.8	1.84	V
PSRR	Power supply rejection ratio	$V_{pp} = 0.3$ V $f \leq 100$ kHz		60		dB
	Noise	100 Hz $\leq f \leq 100$ kHz		30		μ V
t_S	Settling time			7.77	9.46	ms

5.3.3 VCORE DC/DC step-down converter

Table 38. VCORE DC/DC step-down converter

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VCORE Regulator in Normal Mode (SLEEP = '0') / Otherwise specified; VCORE = 1.2 V						
V _{BAT}	Input power supply	Battery voltage	2.7	3.6	4.8	V
V _{RIPPLE}	Output voltage ripple			10		mVpp
V _{OUT}	Programmable output voltage	VCORE_SEL[3:0]				
		1111	-3.7%	1.50	+3.7%	V
		1110		1.40		
		1101		1.38		
		1100		1.36		
		1011		1.34		
		1010		1.32		
		1001		1.30		
		1000		1.28		
		0111		1.26		
		0110		1.24		
		0101		1.22		
		0100 (default)	-4.25%	1.20	+4.25%	
		0011		1.15		
0010		1.10				
0001		1.05				
0000		-5%	1.00	+5%		
I _{OUT}	Output current				600	mA
P _{EFF}	Power efficiency	V _{BAT} = 3.6 V I _{OUT} = 200 mA		86		%
L _{IR}	Line regulation	V _{BAT} : [2.7; 4.8]V			10	mV
L _{DR} ⁽¹⁾	Load regulation	I _{OUT} : [0.1; 600] mA			10	mV
I _{SHORT}	Short circuit current limitation		0.9	1.2	1.4	A
I _Q	Quiescent current	I _{OUT} = 0 mA		130	250	μA
I _{LKG}	Power-down current	'en_vcore' = 0			1	μA
PSRR ⁽¹⁾	Power supply rejection	V _{pp} = 0.3 V [0; 20] kHz	40			dB
L _{IRT}	Transient line regulation	ΔV _{BAT} = 300 mV t _R = t _F = 10 μs		7		mV
L _{DRT}	Transient load regulation	I _{OUT} = [1; 600] mA t _R = t _F = 100 ns		70		mV

Table 38. VCORE DC/DC step-down converter (continued)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VCORE Regulator in Normal Mode (SLEEP = '0') / Otherwise specified; VCORE = 1.2 V						
VCORE Regulator in Sleep Mode (SLEEP= '1')						
V _{BAT}	Input power supply	Battery voltage	2.7	3.6	4.8	V
V _{RIPPLE}	VCORE output voltage ripple			10		mVpp
L _{IR}	Line regulation	V _{BAT} : [2.7; 4.8]V			10	mV
L _{DR}	Load regulation	I _{OUT} : [0.1; 5] mA			10	mV
I _{OUT}	VCORE output current				5	mA
P _{EFF}	Power efficiency	V _{BAT} = 3.6 V I _{OUT} : [0.1; 5] mA		85		%
I _Q	Quiescent current	I _{OUT} = 0 mA		20	30	µA
L _{IRT}	Transient line regulation	Δ V _{BAT} = 300 mV t _R = t _F = 10 µs		7		mV

1. Guaranteed by design

5.3.4 VIO_VMEM DC/DC step-down converter

Table 39. VIO_VMEM DC/DC step-down converter

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VIO_VMEM Regulator in Normal Mode (SLEEP = '0')						
V _{BAT}	Input power supply	Battery voltage	2.7	3.6	4.8	V
V _{OUT}	Output voltage ⁽¹⁾		-3%	1.8	+3%	V
V _{RIPPLE}	Output ripple			10		mVpp
L _{IR}	Line regulation	V _{BAT} : [2.7; 4.8]V			10	mV
L _{DR} ⁽²⁾	Load regulation	I _{OUT} : [0.1; 600] mA			10	mV
I _{OUT}	Output current				600	mA
P _{EFF}	Power efficiency	V _{BAT} = 3.6 V, V _{IO} = 1.8 V I _{OUT} = 100 mA		90		%
I _{SHORT}	Short circuit current limitation		0.9	1.2	1.4	A
I _Q	Quiescent current	I _{OUT} = 0 mA		130	250	µA
PSRR ⁽²⁾	Power supply rejection	V _{pp} = 0.3 V [0; 20] kHz	40			dB
L _{IRT}	Transient line regulation	ΔV _{BAT} = 300 mV t _R = t _F = 10 µs		7		mV

Table 39. VIO_VMEM DC/DC step-down converter (continued)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VIO_VMEM Regulator in Normal Mode (SLEEP = '0')						
L _{DRT}	Transient load regulation	I _{OUT} = [1; 600] mA t _R = t _F = 100 ns		70		mV
VIO_VMEM Regulator in Sleep Mode (SLEEP='1')						
V _{BAT}	Input power supply	Battery voltage	2.7	3.6	4.8	V
V _{RIPPLE}	Output ripple			10		mVpp
L _{IR}	Line regulation	V _{BAT} : [2.7; 4.8]V			10	mV
L _{DR}	Load regulation	I _{OUT} : [0.1; 5] mA			10	mV
I _{OUT}	Output current				5	mA
P _{EFF}	Power efficiency	V _{BAT} = 3.6 V I _{OUT} = [0.1; 5] mA		85		%
I _Q	Quiescent current	I _{OUT} = 0 mA			15	μA
L _{IRT}	Transient line regulation	ΔV _{BAT} = 300 mV t _R = t _F = 10 μs		7		mV

1. Including output voltage temperature coefficient, DC line and load regulations, voltage reference accuracy, industrial manufacturing tolerances and ripple voltage due to switching
2. Guaranteed by design

5.3.5 LDO regulators

VPLL

Table 40. LDO regulators - VPLL

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VPLL Regulator in Normal Mode / Otherwise specified, VPLL = 1.8 V						
V _{BAT}	Input power supply	Battery voltage	2.7	3.6	4.8	V
V _{OUT}	Output voltage	VPLL_SEL[1:0] 11 (default) 10 01 00	-3%	1.8 1.3 1.2 1.05	+3%	V
I _{OUT}	Output current			3.5	10	mA
I _{SHORT}	Short-circuit limitation		95	130	165	mA
I _Q	Quiescent current	I _{OUT} = 0 mA		30	40	μA
I _{LKG}	Power-down current	EN_VPLL = 0			1	μA
PSRR ⁽¹⁾	Power supply rejection	V _{pp} = 0.3 V f < 10 kHz 10 kHz < f < 100 kHz	55 45			dB dB
L _{IR}	Line regulation	V _{BAT} : [2.7; 4.8]V			5	mV
L _{DR}	Load regulation	I _{OUT} : [0.1; 10] mA			10	mV
L _{IRT}	Transient line regulation	ΔV _{BAT} = 300 mV t _R = t _F = 10 μs		1		mV
L _{DRT}	Transient load regulation	I _{OUT} = [0.1; 10] mA t _R = t _F = 1 μs		1		mV
En ⁽¹⁾	Noise density	at 1 KHz BW = 100 Hz			250	$\frac{nV_{rms}}{\sqrt{Hz}}$

1. Guaranteed by design

VANA**Table 41. LDO regulators - VANA**

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VANA regulator in normal mode						
V_{BAT}	Input power supply	Battery voltage	2.7	3.6	4.8	V
V_{OUT}	Output voltage		-5%	2.5	+5%	V
I_{OUT}	Output current				10	mA
I_{SHORT}	Short-circuit limitation		39	51	64	mA
I_Q	Quiescent current	$I_{OUT} = 0$ mA			30	μ A
I_{LKG}	Power-down current	EN_VANA = 0			1	μ A
PSRR ⁽¹⁾	Power supply rejection	$V_{pp} = 0.3$ V $f < 10$ kHz	45			dB
L_{IR}	Line regulation	V_{BAT} : [2.7; 4.8] V			5	mV
L_{DR}	Load regulation	I_{OUT} : [0.1; 10] mA			5	mV
L_{IRT}	Transient line regulation	$\Delta V_{BAT} = 300$ mV $t_R = t_F = 10$ μ s		3		mV
L_{DRT}	Transient load regulation	$I_{OUT} = [0.1; 10]$ mA $t_R = t_F = 1$ μ s		15		mV

1. Guaranteed by design

VAUX**Table 42. LDO regulators - VAUX**

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VAUX Regulator in Normal Mode (PDN_VAUX= 1, SLEEP= '0')						
V_{BAT}	Input power supply	$V_{OUT} = 1.5$ V	1.7		4.8	V
		$V_{OUT} = 1.8/2.5$ V	2.7	3.6	4.8	V
		$V_{OUT} = 2.8$ V	3	3.6	4.8	
V_{OUT}	Output voltage	VAUX_SEL[1:0] 00 (default)	-3%	1.5	+3%	V
		01		1.8		
		10		2.5		
		11		2.8		
I_{OUT}	Output current				150	mA
I_{SHORT}	Short-circuit limitation		500	700	900	mA
I_Q	Quiescent current	$I_{OUT} = 0$ mA			30	μ A

Table 42. LDO regulators - VAUX (continued)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VAUX Regulator in Normal Mode (PDN_VAUX= 1, SLEEP= '0')						
I _{LKG}	Power-down current	PDN_VAUX = 0			1	μA
PSRR ⁽¹⁾	Power supply rejection	V _{OUT} =1.5 V V _{pp} = 0.3 V f < 10 kHz	32			dB
L _{IR}	Line regulation	V _{OUT} =1.5 V V _{BAT} : [2.7; 4.8]V			5	mV
L _{DR} ⁽¹⁾	Load regulation	V _{OUT} =1.5 V I _{OUT} = [0.1; 150] mA			10	mV
L _{IRT}	Transient line regulation	ΔV _{BAT} = 300 mV t _R = t _F = 10 μs		2		mV
L _{DRT}	Transient load regulation	I _{OUT} = [10; 90%] mA t _R = t _F = 1 μs		35		mV
t _S	Settling time			100		μs
VAUX Regulator in Sleep Mode (PDN_VAUX= 1, SLEEP='1')						
V _{BAT}	Input power supply	V _{OUT} = 1.5V VIO_VMEM supply	1.7		4.8	V
		V _{OUT} = 1.8/2.5 V	2.7	3.6	4.8	V
		V _{OUT} = 2.8 V	3	3.6	4.8	
V _{OUT}	Output voltage	VAUX_SEL[1:0] 00 (default)	-3%	1.5	+3%	V
		01		1.8		
		10		2.5		
		11		2.8		
I _{OUT}	Output current				500	μA
I _Q	Quiescent current	I _{OUT} = 0 mA			15	μA
PSRR ⁽¹⁾	Power supply rejection	V _{OUT} =1.5 V V _{pp} = 0.3 V f < 10 kHz	38			dB
L _{IR}	Line regulation	V _{OUT} =1.5 V V _{BAT} : [2.7; 4.8]V			5	mV
L _{DR}	Load regulation	V _{OUT} =1.5 V I _{OUT} = [10; 90%] μA			10	mV
L _{IRT}	Transient line regulation	ΔV _{BAT} = 300 mV t _R = t _F = 10 μs		2		mV
L _{DRT}	Transient load regulation	I _{OUT} = [10; 90%] μA t _R = t _F = 1 μs		35		mV

1. Guaranteed by design

5.3.6 Power supply monitoring

This block monitors the V_{CORE} and VIO_VMEM output voltage. If V_{CORE} or VIO_VMEM drops below the threshold, the multimedia processor is reset.

Table 43. Power supply monitoring

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
Threshold						
T _{H_{CORE}} ⁽¹⁾	Threshold V _{CORE}		-3%	V _{CORE} -150	+3%	mV
T _{H_{VIO}} ⁽¹⁾	Threshold VIO_VMEM		-3%	1.65	+3%	V
Comparators						
V _{BAT}	Supply voltage		2.7	3.6	4.8	V
t _{RES}	Response time			100		ns
H _{YFALL}	Hysteresis (input voltage falling)			26		mV
H _{YRIS}	Hysteresis (input voltage rising)			+4		mV

1. Guaranteed by design

5.4 Digital specifications

5.4.1 CMOS input/output static characteristics: I²C interface

Table 44. CMOS input/output static characteristics: I²C interface

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
I²C interface⁽¹⁾						
V _{IL}	Low level input voltage				0.3*V _{IO}	V
V _{IH}	High level input voltage		0.7*V _{IO}			V
I _{IL}	Low level input current		-1.0		1.0	μA
I _{IH}	High level input current		-1.0		1.0	μA
V _{OL}	Low level output voltage	IOL = 3mA (with open drain or open collector)			0.2*V _{IO}	V
V _{OH}	High level output voltage	IOL = 3mA (with open drain or open collector)	0.8*V _{IO}			V

1. Vio is for VIO_VMEM

5.4.2 CMOS input/output dynamic characteristics: I2C interface

Table 45. CMOS input/output dynamic characteristics: I²C interface

Symbol	Description	Min.	Typ.	Max.	Units
I²C interface (Figure 8)					
Fscl	Clock frequency			400	Khz
thigh	Clock pulse width high	600			ns
tlow	Clock pulse width low	1300			ns
tr	SDA, SCL, USBSDA, USBSCL rise time	20+0.1*Cb ⁽¹⁾		300	ns
tf	SDA, SCL, USBSDA, USBSCL fall time	20+0.1*Cb		300	ns
thd_sta	Start condition hold time	600			ns
tsu_sta	Start condition set up time	600			ns
thd_dat	Data input hold time	0			ns
tsu_dat	Data input set up time	250			ns
tsu_sto	Stop condition set up time	600			ns
tbuf	Bus free time	1300			ns
Cb	Capacitive load for each bus line			400	pF

1. Cb = total capacitance of one bus line in pF

5.4.3 CMOS input/output static characteristics: VIO level

USB and control I/Os

Table 46. VIO level: USB and control I/Os

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
SW_RESETr, VDDOK, PORN, PWREN, TCXO_EN, REQUEST_MC, CLK32K, CLK32K_IN, USBOEN, USBVP, USBVM, USBRCV, USBINTn, MASTER_CLK						
$V_{IL}^{(1)}$	Low level input voltage				$0.3 \cdot V_{io}$	V
V_{IH}	High level input voltage		$0.7 \cdot V_{io}$			V
I_{IL}	Low level input current		-1.0		1.5	μA
I_{IH}	High level input current		-1.0		1.5	μA
C_{IN}	Input capacitance				10	pF
V_{OL}	Low level output voltage	IOL = TBD			$0.2 \cdot V_{io}$	V
V_{OH}	High level output voltage	IOL = TBD	$0.8 \cdot V_{io}$			V
t_{OF}	Output fall time	Capacitance 10pF			TBD	ns
t_{OR}	Output rise time	Capacitance 10pF			TBD	ns
$C_{I/O}$	Driving capability				100	pF

1. V_{io} for VIO_VMEM

MMC Interface

Table 47. VIO level: MMC interface

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
MMC Interface: MCCLK, MCFBCLK, MCCMDDIR, MCCMD, MCDATA2DIR, MCDAT2, MCDATA0DIR, MCDAT0, MCDAT31DIR, MCDAT3, MCDAT1						
$V_{IL}^{(1)}$	Low level input voltage				$0.3 \cdot V_{io}$	V
V_{IH}	High level input voltage		$0.7 \cdot V_{io}$			V
I_{IL}	Low level input current		-1.0		1.5	μA
I_{IH}	High level input current		-1.0		1.5	μA
C_{IN}	Input capacitance				10	pF
V_{OL}	Low level output voltage	IOL = TBD			$0.2 \cdot V_{io}$	V
V_{OH}	High level output voltage	IOL = TBD	$0.8 \cdot V_{io}$			V
$C_{I/O}$	Driving capability at 52 MHz				30	pF

1. V_{io} for VIO_VMEM

5.4.4 CMOS input/output static characteristics: VBAT level

Table 48. CMOS input/output static characteristics: VBAT level

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
IT_WAKE_UP, PON, GPO1, GPO2						
V_{IL}	Low level input voltage	PON			$0.3 \cdot V_{bat}$	V
V_{IH}	High level input voltage	PON	$0.7 \cdot V_{bat}$			V
I_{IL}	Low level input current	PON	-1.0		1.5	μA
I_{IH}	High level input current	PON	-1.0		1.5	μA
C_{IN}	Input capacitance				10	pF
V_{OL}	Low level output voltage	IT_WAKE_UP, GPO1, GPO2 IOL = TBD			$0.2 \cdot V_{bat}$	V
V_{OH}	High level output voltage	IT_WAKE_UP, GPO1, GPO2 IOL = TBD	$0.8 \cdot V_{bat}$			V
t_{OF}	Output fall time	Capacitance 10pF			TBD	ns
t_{OR}	Output rise time	Capacitance 10pF			TBD	ns
$C_{I/O}$	Driving capability				100	pF

5.4.5 CMOS input/output static characteristics: VMMC level

Table 49. CMOS input/output static characteristics VMMC level

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
DATAOUT0, DATAOUT1, DATAOUT2, DATAOUT3, CMDOUT, LATCHCLK, CLKOUT						
V_{IL}	Low level input voltage				$0.3 \cdot V_{MM} C$	
V_{IH}	High level input voltage		$0.7 \cdot V_{MM} C$			
I_{IL}	Low level input current		-1.0		1.5	μA
I_{IH}	High level input current		-1.0		1.5	μA
C_{IN}	Input capacitance				10	pF
V_{OL}	Low level output voltage	$I_{OL} = TBD$			$0.2 \cdot V_{MM} C$	
V_{OH}	High level output voltage	$I_{OL} = TBD$	$0.8 \cdot V_{MM} C$			
$C_{I/O}$	Driving capability				40	pF

5.5 USB OTG transceiver

Table 50. USB OTG transceiver

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
UART Mode						
t_R	Rise time	$C_{LOAD} = [50;100]$ pF [10; 90] % of $V_{OH}-V_{OL}$			100	ns
t_F	Fall time	$C_{LOAD} = [50;100]$ pF 10.....90% of $V_{OH}-V_{OL}$			100	ns
t_{PLH}	Drive propagation delay low => high	$C_{LOAD} = [50;100]$ pF 50% of $ V_{OH}-V_{OL} $			100	ns
t_{PHL}	Drive propagation delay high => low	$C_{LOAD} = [50;100]$ pF 50% of $ V_{OH}-V_{OL} $			100	ns
USB Full Speed Mode (DP & DN signals)						
t_R	Rise time	USBVP & USBVM : - Trise & Tfall < 1 ns - Skew < 0.66 ns	4		20	ns
t_F	Fall time		4		20	ns
D_{RFM}	Differential rise an fall time matching		90		111	%
OS_{CV}	Output signal crossover voltage		1.3		2	V
P_{DEL}	Propagation delay				18	ns
USB Low Speed Mode (DP & DN signals)						
t_R	Rise time		75		300	ns
t_F	Fall time		75		300	ns
D_{RFM}	Differential rise an fall time matching		80		125	%
OS_{CV}	Output signal crossover voltage		1.3		2	V
VBUS Comparators						
V_{BAT}	Input power supply	Battery voltage	3.1	3.6	4.8	V
t_{RR}	Rising reacting time			1.7		μs
t_{FR}	Fall reacting time			2.1		μs

Table 50. USB OTG transceiver (continued)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
UART Mode						
Threshold VBUS Monitoring						
V_{Bval}	VBUS valid		4.4	4.5	4.6	V
V_{Bses}	VBUS session valid		1.8		2	V
VBUS						
$R_{A_BUS_IN}$			40		100	K Ω
$T_{A_VBUS_RISE}$		$V_{BUS} = [0; 4.4] V$ $I_{LOAD} = 100mA$ External cap 10 μF			100	ms
Data Line Pull-down Resistance						
R_{PD_DPDN}			14	19	25	K Ω
Data Line Pull-up Resistance						
R_{PU_DP}		Bus idle Bus driven	900 1425	1200 2300	1600 3100	Ω
R_{PU_DN}		Bus idle Bus driven	900 1425	1200 2300	1600 3100	Ω
PULL-DOWN on VBUS						
R_{VBUS_PD}			650	925	1200	Ω
PULL-UP on VBUS						
R_{VBUS_SRP}			420	600	780	Ω
ID						
V_{ID_GND}	ID_GND comparator threshold	$2.7 V < V_{BAT} < 4.8 V$		$0.15 \cdot V_{B_AT}$		V
$V_{ID_HI} (V_{BAT})$	Battery level		2.7	3.6	4.8	V
V_{ID_FLOAT}	ID_FLOAT comparator threshold			$0.85 \cdot V_{B_AT}$		V
R_{PU_ID}			70	100	130	K Ω
R_{PD_ID}					10	K Ω
Carkit Threshold Detection						
C_{R_INT}	Carkit interrupt threshold		0.4		0.6	V

Table 50. USB OTG transceiver (continued)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
UART Mode						
Transceiver						
$V_{OH_TXD_DAT}$	TXD output high on DN	$I_{SOURCE} = 500 \mu A$	2.4		3.6	V
$V_{OL_TXD_DAT}$	TXD output low on DN	$I_{SINK} = 2mA$			0.4	V
$V_{IH_RXD_DAT}$	RXD input high on DP		2			V
$V_{IL_RXD_DAT}$	RXD input low on DP				0.8	V
Charge Pump						
V_{BAT}	Input power supply	Battery voltage	$V_{USB}+0.1$	3.6	4.8	V
V_{BUS}	Output voltage	Current load up to 100 mA	4.75	5	5.25	V
t_S	Settling time	[0;4.8] V) Ext. load: 100 mA + External cap = 10 μ F		1.2		ms
I_Q	Quiescent current	No Load		2.7		mA
V_{Ripple}	Amplitude output ripple on VBUS	Current load 8 mA Current load 100mA		25 40		mV mV
I_{OUT}	Output current				100	mA
Eff	Efficiency	$V_{BAT} = 3.0V$ $I_{OUT} = 100mA$		85		%
		$V_{BAT} = 3.6V$ $I_{OUT} = 8 mA$.		60		%
VUSB regulator						
$V_{BAT}^{(1)}$	Input voltage	Battery voltage: $V_{BAT} \text{ min} = V_{OUT} + 0.1V$	$V_{USB}+0.1$	3.6	5.5	V
V_{OUT}	Output voltage	$V_{BAT} \text{ min} = V_{OUT} + 0.1V$	3.0	3.1	3.2	V
I_{SHORT}	Short circuit current limitation				320	mA
I_Q	Quiescent current	No load			70	μA
PSRR ⁽²⁾	Power supply rejection	$V_{BAT} = V_{OUT} + 0.2V$ $f < 20 \text{ kHz}$	45			dB
$N_{V_{OUT}}$	Output noise voltage	$V_{BAT} = V_{OUT} + 0.2V$ $10\text{Hz} < f < 100\text{kHz}$		100		μV_{rms}

Table 50. USB OTG transceiver (continued)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
UART Mode						
L_{IRT}	Transient line regulation	$\Delta V_{BAT} = 300 \text{ mV}$ $t_R = t_F = 10 \mu\text{s}$.		5		mV
t_S	Settling time OFF->ON	$I_{OUT} = 0 \text{ mA}$		25		μs
t_D	Discharge time ON>OFF	$I_{OUT} = 0 \text{ mA}$		400		μs

1. From 4.8 V to 5.5 V, charge pump is "Off" and no OTG feature is provided
2. Guaranteed by design

5.6 SD/MMC card interface

Table 51. SD/MMC card interface


Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VMMC regulator specifications (PDN_VMMC = 1)						
V_{BAT}	Input voltage	$V_{OUT} = 3 \text{ V}$ $V_{OUT} = 2.85 \text{ V}$ $V_{OUT} = 1.8 \text{ V}$	3.25 3.1 2.7	3.6	4.8	V
V_{OUT}	Output voltage		-3%	3 2.85 1.8	+3%	V
I_{OUT}	Output current				150	mA
I_{SHORT}	Short circuit current limitation		240	360	600	mA
I_Q	Quiescent current	$I_{OUT} = 0 \text{ mA}$			30	μA
I_{LKG}	Power-down current	$PDN_VMMC = 0$			1	μA
$PSRR^{(1)}$	Power supply rejection	$I_{OUT} = 150 \text{ mA}$ $V_{pp} = 0.3 \text{ V}$ $f < 20 \text{ kHz}$	45			dB
$L_{IR}^{(1)}$	Line regulation	$V_{OUT} = 2.85 \text{ V}$ $V_{BAT}: [3.1; 4.8] \text{ V}$			5	mV
$L_{DR}^{(1)}$	Load regulation	$V_{OUT} = 2.85 \text{ V}$ $I_{OUT} = [1; 150] \text{ mA}$			10	mV
L_{IRT}	Transient line regulation	$V_{OUT} = 2.85 \text{ V}$ $V_{BAT}: 3.1 \text{ to } 3.4 \text{ V}$ $t_R = t_F = 10 \mu\text{s}$.		2		mV
L_{DRT}	Transient load regulation	$I_{OUT} = [1; 150] \text{ mA}$ $t_R = t_F = 1 \mu\text{s}$		25		mV

Table 51. SD/MMC card interface (continued)

Symbol	Description	Test conditions	Min.	Typ.	Max.	Units
VMMC regulator specifications (PDN_VMMC = 1)						
t_S	Settling time OFF->ON	$I_{OUT} = 0 \text{ mA}$			100	μs
t_D	Discharge time ON>OFF	$I_{OUT} = 0 \text{ mA}$			1	ms
Bus line specifications						
$R_A^{(2)}$	Pull-up resistor	To prevent bus floating		1.5		$\text{M}\Omega$
R_B	Pull-down resistor	To prevent bus floating		1.5		$\text{M}\Omega$
f_{DT}	Clock frequency data transfert mode	With $CL = 30\text{pF}$			52	MHz
f_{ID}	Clock frequency identification mode	With $CL = 30\text{pF}$			400	KHz
T_{PHC}	Propagation time from Host to card	<i>Figure 14</i>		7		ns
T_{PCH}	Propagation time from card to host	<i>Figure 14</i>		7		ns
T_{SHC}	Clock /data skew time from host to card	<i>Figure 14</i> Reference is CLKOUT		+/- 0.5		ns
T_{SCH}	Clock /data skew time from card to host	<i>Figure 14</i> Reference is MMCLK		+/- 0.5		ns
T_R	Rise time				3	ns
T_F	Fall time				3	ns
$C1_{LINE}$	Between multimedia processor & STw4810	Bus line capacitance $f < 52 \text{ Mhz}$			$20^{(3)}$	pF
$C2_{LINE}$	Between STw4810 & MMC card	Bus line capacitance $f < 52 \text{ MHz}$			$20 + 20^{(4)}$	pF

1. Guaranteed by design
2. MMC interface pull up resistors are in EMIF06-HCM01F2 device (7 K Ω for CMD; 75 K Ω for Data wires)
3. 20 pF for equivalent board parasitic capacitance.
4. 20 pF for EMIF06 protection + 20 pF for board parasitic capacitance.

Figure 14. Propagation and clock/data skew times



6 Application information

6.1 Components list

Table 52. Components list

Name	Typical value	Comments	Function	
C1	22 μ F	<p>In the complete system application, the sum of the capacitors connected on each STw4810 ball must never be less than 30% of the value indicated in the typical value column of this table. This includes all capacitor parameters:</p> <ul style="list-style-type: none"> – production dispersion – DC bias voltage applied – temperature range of the complete system application – aging 	VIO_VMEM output filter	
C4			VCORE output filter	
C2	10 μ F		VBAT_VIOVMEM decoupling	
C3			VBAT_ANA decoupling	
C5			VBAT_VCORE decoupling	
C6	1 μ F		VPLL output filter	
C7			VANA output filter	
C8			VREF output filter	
C10			VUSB output filter	
C13			VAUX output filter	
C9	470nF			Flying capacitor for charge pump
C11	4.7 μ F			VBUS output filter (tank charge pump capacitor)
C12	2.2 μ F			VSD_MMC output filter
C13, C14, C15, C16, C17	1 μ F			Vbattery input voltage decoupling capacitors
L1	4.7 μ H		See Table 53 for recommended coils	Coil VIOVMEM DC/DC
L2				Coil VCORE DC/DC

Table 53. Recommended coils

Supplier	Part Number	DCR (Ω)	I _{rms} ⁽¹⁾ (A)	L x l x h (mm * mm * mm)
TDK	VLF3010AT-4R7MR70	0.28	0.7	2.8 * 2.6 * 1.0
	VLF3012AT-4R7MR74	0.16	0.74	2.8 * 2.6 * 1.2
	VLF4012AT-4R7M1R1	0.14	1.1	3.7 * 3.5 * 1.2
Coilcraft	DO1605T-472MX	0.15	1.1	5.5 * 4.2 * 1.8
	DO3314-472ML	0.32	1.1	3.3 * 3.3 * 1.4
	ME3320-472MX	0.19	1.1	3.2 * 2.5 * 2.0


1. I_{rms}: 30% decrease of initial value

Table 54. Other ST components

Name	Order code	Function
EMIF02	EMIF02USB05	USB ESD/EMI Protection
EMIF06	EMIF06-HMC01F2	MMC Interface ESD/EMI Protection

6.2 Application schematics

Figure 15. STw4810 application schematics



7 Package mechanical data

7.1 TFBGA 84 balls


See [Figure 16: TFBGA 84 balls 6x6x1.2mm body size / 0.5 ball pitch drawing](#).

Table 55. TFBGA 84 balls 6x6x1.2mm body size / 0.5 ball pitch dimensions⁽¹⁾

Drawing dimensions (mm)	Min.	Typ.	Max.
A			1.16
A1	0.20	0.25	0.30
A2		0.82	
b	0.25	0.30	0.35
D	5.90	6.00	6.10
D1		4.50	
E	5.90	6.00	6.10
E1		4.50	
e	0.45	0.50	0.55
f	0.65	0.75	0.85
ddd			0.08

1. These measurements conform to JEDEC standards

Figure 16. TFBGA 84 balls 6x6x1.2mm body size / 0.5 ball pitch drawing



Note: The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug. A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

7.2 VFBGA 84 balls


See [Figure 17: VFBGA 84 balls 4.6x4.6x1.0 mm ball pitch drawing](#).

Table 56. VFBGA 84 balls / 4.6x4.6x1.0 mm body size / 0.4 mm ball pitch⁽¹⁾

Drawing dimensions (mm)	Min.	Typ.	Max.
A			0.864
A1	0.15	0.19	0.23
A2		0.615	
A3		0.18	
A4		0.435	
b	0.21	0.25	0.29
D	4.55	4.60	4.65
D1		3.60	
E	4.55	4.60	4.65
E1		3.60	
e		0.40	
f		0.50	
ddd			0.08
eee			0.13
fff			0.04

1. These measurements conform to JEDEC standards

Figure 17. VFBGA 84 balls 4.6x4.6x1.0 mm ball pitch drawing



Note: The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized markings, or other feature of package body or integral heatslug. A distinguishing feature is allowable on the bottom surface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.

8 Revision history

Table 57. Document revision history

Date	Revision	Changes
24-Jan-06	1	Initial release.
7-Feb-06	2	Modified document title. Reviewed list of applications on cover page. Replaced APE with multimedia processor. Replaced fuse with analogue function. Renamed VFUSE as VANA. Modified figure 6 - Control interface - I2C format
9-Feb-06	3	Correction of Figure 13: SD MMC block diagram . Correction of Figure 15: STw4810 application schematics .
10-Mar-2006	4	Correction in Section 4.2.3: SLEEP mode on page 18 - Removed formula and some text about SLEEP mode. Table 26: Power control register at address 09h on page 31 - Replaced bit 2 and 1 with "not used" and "reserved".

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

