



# Register Programmable Clock Generator **AK8141**

## Features

- **Input Frequency:**  
48MHz/24MHz/12MHz/27MHz (Selectable)
- **Output Frequency:**  
27MHz – 50MHz by 1MHz step,  
33.75MHz/40.5MHz/49.5MHz (Selectable)
- **Low Jitter Performance:**  
15 ps (Typ.) Period 1 $\sigma$
- **Low Current Consumption:**  
3.5mA (Typ.) at 27MHz, 3.0V  
4.5mA (Typ.) at 50MHz, 3.0V
- **Output Load:**  
15pF(Max)
- **Supply Voltage:**  
2.7 – 3.6V
- **Operating Temperature Range:**  
-20 to +85°C
- **Package:**  
8-pin USON


## Description

The AK8141 is a single clock generator IC with an integrated PLL. It can generate a 27.0MHz – 50.0MHz by 1MHz step or 33.75MHz, 40.5MHz, 49.5MHz clock from a 48MHz, 24MHz, 12MHz and 27MHz master clock input frequency. The output can be enabled or disabled with pin and the frequency can be changed via three-line serial interface. The high performance PLL locks to the master clock input, generating a low jitter, highly accurate clock output without an external crystal.

## Applications


- Digital Still Camera
- Digital Video Camera

## Block Diagram



**AK8141 Register Programmable Clock Generator**

## PIN DESCRIPTION



Pin No.	Pin Name	Pin Type	Description	
1	OE	IN	CLKOUT output enable control “L”: CLKOUT=“L” and power down. “H”: active	(1)
2	VDD	--	Power supply	
3	VSS	--	Ground	
4	CLKOUT	OUT	Clock output Output clock frequency is selectable to 27.0MHz or 50.0MHz by 1MHz step, or 33.75MHz, 40.5MHz, 49.5MHz through the three-line serial interface. In power down mode (OE = “L”), this pin is “L”.	
5	SDATA	IN	Serial data input	
6	SCLK	IN	Serial clock input	
7	XLAT	IN	Serial write control 8-bits serial data is stored at the rising edge of this input. Set “H” except during serial write process	(1)
8	CLKIN	IN	Clock input Input frequency is selected from 48MHz, 24MHz, 12MHz or 27MHz via the serial interface. Place the AK8141 in power down (OE = “L”) mode when an input clock is not supplied. Unstable input to the CLKIN causes the unstable CLKOUT signal. DC input to the CLKIN also causes the unstable CLKOUT signal.	

(1) Internal pull down 100kΩ (Typ.)

## Ordering Information

Part Number	Marking	Shipping Packaging	Package	Temperature Range
AK8141U	8141	Tape and Reel	8-pin USON	-20 to 85 °C

## Absolute Maximum Rating

Over operating free-air temperature range unless otherwise noted <sup>(1)</sup>

Items	Symbol	Ratings	Unit
Supply Voltage	VDD	-0.3 to 4.6	V
Input Voltage	V <sub>in</sub>	VSS-0.3 to VDD+0.3	V
Input Current (any pins except supplies)	I <sub>IN</sub>	±10	mA
Storage Temperature	T <sub>stg</sub>	-55 to 130	°C

Note

(1) Stress beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under “Recommended Operating Conditions” is not implied. Exposure to absolute-maximum-rating conditions for extended periods may affect device reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.



## ESD Sensitive Device

This device is manufactured on a CMOS process, therefore, generically susceptible to damage by excessive static voltage. Failure to observe proper handling and installation procedures can cause damage. AKEMD recommends that this device is handled with appropriate precautions.

## Recommended Operation Conditions

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operating Temperature	T <sub>a</sub>		-20		85	°C
Supply Voltage	VDD		2.7	3.0	3.6	V
Input Clock Frequency	F <sub>in</sub>			48.0 24.0 12.0 27.0		MHz
Input Clock Duty Cycle				50		%
Output Load Capacitance	C <sub>p1</sub>	Pin: CLKOUT			15	pF

## DC Characteristics

All specifications at VDD: over 2.7 to 3.6V, Ta: -20 to +85°C, unless otherwise noted

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
High level input voltage	V <sub>IH</sub>	Pin: CLKIN, OE, XLAT, SCLK, SDATA	0.7*VDD			V
Low level input voltage	V <sub>IL</sub>	Same as above			0.3*VDD	V
Input leakage current 1	I <sub>L1</sub>	Pin: CLKIN, SCLK, SDATA	-10		+10	μA
Input leakage current 2	I <sub>L2</sub>	OE	-10		+75	μA
Input leakage current 3	I <sub>L3</sub>	XLAT	-75		+10	μA
High level output voltage	V <sub>OH</sub>	CLKOUT IOH= -4mA (VDD=3.0V, Ta=25°C)	0.8*VDD			V
Low level output voltage	V <sub>OL</sub>	CLKOUT IOL = +4mA (VDD=3.0V, Ta=25°C)			0.2*VDD	V
Current Consumption1	I <sub>DD1</sub>	No load CLKIN=48MHz CLKOUT=27MHz (VDD=3.0V, Ta=25°C)		3.5		mA
Current Consumption2	I <sub>DD2</sub>	No load CLKIN=48MHz CLKOUT=50MHz (VDD=3.0V, Ta=25°C)		4.5		mA
Power down current	I <sub>pd</sub>	OE="L" FSEL="L" or open		0	10	μA


## AC Characteristics

All specifications at VDD: over 2.7 to 3.6V, Ta: -20 to +85°C, unless otherwise noted

Parameter	Symbol	Conditions	MIN	TYP	MAX	Unit
Output Clock Duty Cycle <sup>(2) (3)</sup>			45	50	55	%
Output Clock Rise Time <sup>(2) (3)</sup>	t <sub>rise</sub>	0.2VDD to 0.8VDD			4.0	ns
Output Clock Fall Time <sup>(2) (3)</sup>	t <sub>fall</sub>	0.2VDD to 0.8VDD			4.0	ns
Output Clock Jitter <sup>(2) (3)</sup>	Jit	Period, 1σ		15		ps
Output Lock Time <sup>(1)</sup>	t <sub>lock</sub>	Power-up			1	ms

- (1) The time that output reaches the target frequency within accuracy of ±0.1% from the point that the power supply reaches VDD
- (2) With the load capacitance specified by the recommended operation conditions
- (3) Design value

## Serial Interface




Note) It might cause a write access if SCLK rise while XLAT stay at "Low".


Symbol	Parameter	Min	Typ	Max	Unit
t1,t2	SCLK pulse width	50			ns
t3	SDATA setup time	50			ns
t4	SDATA hold time	50			ns
t5	SCLK rising edge to XLAT falling edge	50			ns
t6	XLAT pulse width	50			ns
t7	XLAT rising edge to SCLK falling edge	50			ns


**Package Information**

• **Mechanical data (Units:mm)**




• **Marking**



**AKM** and the logo -  - are the brand of AKEMD's IC's and identify that AKEMD continues to offer the best choice for high performance mixed-signal solution under this brand.

• **RoHS Compliance**



All integrated circuits from Asahi Kasei EMD Corporation (AKEMD) assembled in "lead-free" packages\* are fully compliant with RoHS.

(\* ) RoHS compliant products from AKEMD are identified with "Pb free" letter indication on product label posted on the anti-shield bag and boxes.

## Functional Description

### Register map

AK8141 has one 8-bit register. The register map is shown below.

Address	Data							
A[7:0]	D7	D6	D5	D4	D3	D2	D1	D0
FFh	INFRQ1	INFRQ0	0	OUTFRQ4	OUTFRQ3	OUTFRQ2	OUTFRQ1	OUTFRQ0

Note) D5 should be set to "0".

### Register setting

The data for the register is set via the serial interface such as SCLK pin, SDATA pin and XLAT pin. It is recommended that the register access is executed while OE pin = "L".

#### **Important**

It must be set the appropriate data to the register as the procedure shown below after power up. The AK8141 does not have a reset function on the register.

<Register setting procedure after power up>

- 1) Power up with OE="L".
- 2) Set values to the register.
- 3) Set OE="H".

### Register bit Function

**INFRQ1-0 [Write]** Input clock frequency is configured with these bits.

INFRQ1	INFRQ0	Input frequency
0	0	48MHz
0	1	24MHz
1	0	12MHz
1	1	27MHz

**OUTFRQ4-0 [Write]** Output clock frequency is configured with these bits.

OUTFRQ4	OUTFRQ3	OUTFRQ2	OUTFRQ1	OUTFRQ0	CLKOUT
0	0	0	0	0	27.00MHz
0	0	0	0	1	28.00MHz
0	0	0	1	0	29.00MHz
0	0	0	1	1	30.00MHz
0	0	1	0	0	31.00MHz
0	0	1	0	1	32.00MHz
0	0	1	1	0	33.00MHz
0	0	1	1	1	33.75MHz
0	1	0	0	0	34.00MHz
0	1	0	0	1	35.00MHz
0	1	0	1	0	36.00MHz
0	1	0	1	1	37.00MHz
0	1	1	0	0	38.00MHz
0	1	1	0	1	39.00MHz
0	1	1	1	0	40.00MHz
0	1	1	1	1	40.50MHz
1	0	0	0	0	41.00MHz
1	0	0	0	1	42.00MHz
1	0	0	1	0	43.00MHz
1	0	0	1	1	44.00MHz
1	0	1	0	0	45.00MHz
1	0	1	0	1	46.00MHz
1	0	1	1	0	47.00MHz
1	0	1	1	1	48.00MHz
1	1	0	0	0	49.00MHz
1	1	0	0	1	49.50MHz
1	1	0	1	0	50.00MHz
1	1	0	1	1	(*1)
1	1	1	0	0	(*1)
1	1	1	0	1	(*1)
1	1	1	1	0	(*1)
1	1	1	1	1	(*1)

(\*1) 40.5MHz



## IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. Before considering any use or application, consult the Asahi Kasei Microsystems Co., LTD. (AKM) sales office or authorized distributor concerning their current status.
- AKM assumes no liability for infringement of any patent, intellectual property, or other right in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components in any safety, life support, or other hazard related device or system, and AKM assumes no responsibility relating to any such use, except with the express written consent of the Representative Director of AKM. As used here:
  - (a) A hazard related device or system is one designed or intended for life support or maintenance of safety or for application in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
  - (b) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
- It is the responsibility of the buyer or distributor of an AKM product who distributes, disposes of, or otherwise places the product with a third party to notify that party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.