

## FACTORY-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR + VCXO

### Features


- Generates up to 8 non-integer frequencies from 8 kHz to 125 MHz
- Exact frequency synthesis at each output (0 ppm error)
- Highly linear VCXO gain (kv)
- Glitchless frequency changes
- Configurable Spread Spectrum selectable at each output
- User-configurable control pins:
  - Output Enable (OEB\_0/1/2)
  - Power Down (PDN)
  - Frequency Select (FS\_0/1)
  - Spread Spectrum Enable (SSEN)
- Operates from a low-cost, fixed frequency AT-cut, non-pullable crystal: 25 or 27 MHz
- Separate voltage supply pins:
  - Core VDD: 2.5 V or 3.3 V
  - Output VDDO: 2.5 V or 3.3 V
- Excellent PSRR eliminates external power supply filtering
- Low output period jitter: 100 ps pp
- Very low power consumption (<15 mA)
- Available in 3 packages types:
  - 10-MSOP: 3 outputs
  - 24-QSOP: 8 outputs
  - 20-QFN (4x4 mm): 8 outputs

### Applications


- HDTV, DVD/Blu-ray, set-top box
- Audio/video equipment, gaming
- Printers, scanners, projectors
- Residential gateways
- Networking/communication
- Servers, storage

### Description

The Si5350B combines a clock generator and VCXO function into a single device. A flexible architecture enables this user definable custom timing device to generate any of the specified output frequencies from either the internal PLL or the VCXO. This allows the Si5350B to replace multiple crystals, crystal oscillators, and VCXOs. Custom pin-controlled Si5350B devices are requested using the ClockBuilder web-based utility ([www.silabs.com/ClockBuilder](http://www.silabs.com/ClockBuilder)).



### Functional Block Diagram





---

**TABLE OF CONTENTS**


---

<b><u>Section</u></b>	<b><u>Page</u></b>
<b>1. Electrical Specifications</b> .....	<b>4</b>
<b>2. Typical Application</b> .....	<b>8</b>
<b>3. Functional Description</b> .....	<b>9</b>
<b>4. Configuring the Si5350B</b> .....	<b>10</b>
4.1. Crystal Inputs (XA, XB) .....	10
4.2. Output Clocks (CLK0–CLK7) .....	10
4.3. Programmable Control Pins (P0–P3) Options .....	11
4.4. Voltage Control Input (VC) .....	13
4.5. Design Considerations .....	14
<b>5. Pin Descriptions (20-QFN, 24-QSOP)</b> .....	<b>15</b>
<b>6. Pin Descriptions (10-Pin MSOP)</b> .....	<b>16</b>
<b>7. Package Outline (24-Pin QSOP)</b> .....	<b>17</b>
<b>8. Package Outline (20-Pin QFN)</b> .....	<b>18</b>
8.1. Package Outline (10-Pin MSOP) .....	19
<b>9. Ordering Information</b> .....	<b>20</b>
<b>Contact Information</b> .....	<b>22</b>

# Si5350B

## 1. Electrical Specifications

**Table 1. Recommended Operating Conditions**

( $V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Ambient Temperature	$T_A$		-40	25	85	$^\circ\text{C}$
Core Supply Voltage	$V_{DD}$		2.97	3.3	3.63	V
			2.25	2.5	2.75	V
Output Buffer Voltage	$V_{DDOx}$		2.25	2.5	2.75	V
			2.97	3.3	3.63	V

**Note:** All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of  $25^\circ\text{C}$  unless otherwise noted.

**Table 2. Absolute Maximum Ratings**

Parameter	Symbol	Test Condition	Value	Unit
DC Supply Voltage	$V_{DD\_max}$		-0.5 to 3.8	V
Input Voltage	$V_{IN\_P0-3}$	Pins P0, P1, P2, P3	-0.5 to 3.8	V
	$V_{IN\_VC}$	VC	-0.5 to ( $V_{DD}+0.3$ )	V
	$V_{IN\_XA/B}$	Pins XA, XB	-0.5 to 1.3 V	V
Storage Temperature Range	TSTG		-55 to 150	$^\circ\text{C}$

**Note:** Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 3. DC Characteristics**

( $V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Core Supply Current	$I_{DD}$	Enabled 3 outputs	—	20	26	mA
		Enabled 8 outputs	—	25	38	mA
		Power Down ( $PDN = V_{DD}$ )	—	50	—	$\mu\text{A}$
Output Buffer Supply Current	$I_{DDOx}$	$C_L = 5\text{ pF}$	—	2.5	4	mA
Input Current	$I_{P0-P3}$	Pins P0, P1, P2, P3 $V_{in} < 3.6\text{ V}$	—	—	10	$\mu\text{A}$
	$I_{VC}$	VC	—	—	30	$\mu\text{A}$

**Table 4. AC Characteristics** $(V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40$  to  $85^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
VCXO Control Voltage Range	V <sub>c</sub>		0	V <sub>DD</sub> /2	V <sub>DD</sub>	V
VCXO Gain (configurable)	kv	V <sub>c</sub> = 10–90% of V <sub>DD</sub>	6	—	600	ppm/V
VCXO Control Voltage Linearity	KVL	V <sub>c</sub> = 10–90% of V <sub>DD</sub>	–5	—	+5	%
VCXO Pull Range (configurable)*	PR	V <sub>DD</sub> = 3.3 V	±10	0	±1000	ppm
VCXO Center Frequency Accuracy		V <sub>c</sub> = V <sub>DD</sub> × 0.5	—	±1.5	—	ppm
VCXO Modulation Bandwidth			—	10	—	kHz
VCXO Period Jitter			—	60	110	ps
VCXO Cycle-Cycle Jitter			—	50	95	ps pk-pk
VCXO RMS Phase Jitter			—	8.5	18.5	ps rms
Power-up Time	TRDY	From V <sub>DD</sub> = V <sub>DDmin</sub> to valid output clock, C <sub>L</sub> = 15 pF, f <sub>CLKn</sub> > 1 MHz	—	1	10	ms
Output Enable Time	T <sub>OE</sub>	From OEB assertion to valid clock output, C <sub>L</sub> = 15 pF, f <sub>CLKn</sub> > 1 MHz	—	—	10	μs
Output Frequency Transition Time	T <sub>FREQ</sub>	Time to settle to within ± 20 ppm of specified frequency upon change in frequency plan via FS pin, f <sub>CLKn</sub> > 1 MHz	—	100	—	μs
Minimum Pulse Width	T <sub>PW_PDN</sub>	Power down pin (PDN)	100	—	—	ms
	T <sub>PW_P0-3</sub>	Control pin (P0-P3)	200	—	—	ns
Spread Spectrum Frequency Deviation	SS <sub>DEV</sub>	Down spread	–0.5	—	–2.5	%
Spread Spectrum Modulation Rate	SS <sub>MOD</sub>		30	31.5	33	kHz

\*Note: Contact Silicon Labs for VCXO operation at 2.5 V.

**Table 5. Thermal Characteristics**

Parameter	Symbol	Test Condition	Package	Value	Unit
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	10-MSOP	131	°C/W
			24-QSOP	80	°C/W
			20-QFN	51	°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$	Still Air	10-MSOP	43	°C/W
			24-QSOP	31	°C/W
			20-QFN	16	°C/W

**Table 6. Input Characteristics**

( $V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
VC Input Resistance			100	—	—	k $\Omega$
P0-P3 Input Low Voltage	VIL-P0-3		-0.1	—	$0.3 \times V_{DD}$	V
P0-P3 Input High Voltage	VIH_P0-3		$0.7 \times V_{DD}$	—	3.63	V

**Table 7. Output Characteristics**

( $V_{DD} = 2.5\text{ V} \pm 10\%$ , or  $3.3\text{ V} \pm 10\%$ ,  $T_A = -40\text{ to }85\text{ }^\circ\text{C}$ )

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Frequency Range	FCLK		0.008		133	MHz
Load Capacitance	$C_L$	$F_{CLK} < 100\text{ MHz}$	—	—	15	pF
Duty Cycle	DC	Measured at $V_{DD}/2$	45	50	55	%
Rise/Fall Time	$t_r/t_f$	20% - 80%, $C_L = 5\text{ pF}$	0.6	1	1.3	ns
Output High Voltage	VOH		$V_{DD} - 0.6$	—	—	V
Output Low Voltage	VOL		—	—	0.6	V
Period Jitter	JPER	Measured over 10k cycles	—	35	100	ps pk-pk
Period Jitter, VCXO	JPER_VCXO	Measured over 10k cycles	—	60	110	ps pk-pk
Cycle-to-Cycle Jitter	JCC	Measured over 10k cycles	—	30	90	ps pk-pk
Cycle-to-Cycle Jitter, VCXO	JCC_VCXO	Measured over 10k cycles	—	50	95	ps pk-pk
RMS Jitter	JRMS	12kHz–20MHz	—	3.5	11	ps
RMS Jitter	JRMS_VCXO	12kHz–20MHz	—	8.5	18.5	ps rms

Table 8. 25 MHz Crystal Requirements<sup>1,2</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Crystal Frequency	$f_{XTAL}$	—	25	—	MHz
Load Capacitance	$C_L$	6	—	12	pF
Equivalent Series Resistance	$r_{ESR}$	—	—	150	$\Omega$
Crystal Max Drive Level	$d_L$	—	—	100	$\mu W$
<b>Notes:</b>					
<ol style="list-style-type: none"> <li>1. Crystals which require load capacitances of 6, 8, or 10 pF should use the device's internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitors in addition to external 2 pF load capacitors.</li> <li>2. Refer to "AN551: Crystal Selection Guide" for more details.</li> </ol>					

Table 9. 27 MHz Crystal Requirements<sup>1,2</sup>

Parameter	Symbol	Min	Typ	Max	Unit
Crystal Frequency	$f_{XTAL}$	—	27	—	MHz
Load Capacitance	$C_L$	6	TBD	12	pF
Equivalent Series Resistance	$r_{ESR}$	—	—	150	$\Omega$
Crystal Max Drive Level Spec	$d_L$	—	—	100	$\mu W$
<b>Notes:</b>					
<ol style="list-style-type: none"> <li>1. Crystals which require load capacitances of 6, 8, or 10 pF should use the device's internal load capacitance for optimum performance. See register 183 bits 7:6. A crystal with a 12 pF load capacitance requirement should use a combination of the internal 10 pF load capacitors in addition to external 2 pF load capacitors.</li> <li>2. Refer to "AN551: Crystal Selection Guide" for more details.</li> </ol>					

# Si5350B

## 2. Typical Application

The Si5350B is a clock generation device that provides both synchronous and free-running clocks for applications where power, board size, and cost are critical. An application where both free-running and synchronous clocks are required is shown in Figure 1.




Figure 1. Example of an Si5350B in an Audio/Video Application



### 3. Functional Description

The Si5350B features a high-frequency PLL, a high-frequency VCXO and a high-resolution fractional MultiSynth™ divider on each output. A block diagram of both the 3-output and the 8-output clock generators are shown in Figure 2. Free-running clocks are generated from the on-chip oscillator + PLL, and a separate voltage controlled oscillator (VCXO) is used to generate synchronous clocks. A fixed-frequency non-pullable standard AT-cut crystal provides frequency stability for both the internal oscillator and VCXO. The flexible synthesis architecture of the Si5350B generates up to eight non-integer related frequencies and any combination of free-running and/or synchronous clocks.




Figure 2. Block Diagram of the 3 and 8 Output Si5350B Devices

## 4. Configuring the Si5350B

The Si5350B is a factory-programmed custom clock generator that is user definable with a simple to use web-based utility ([www.silabs.com/ClockBuilder](http://www.silabs.com/ClockBuilder)). The ClockBuilder utility provides a simple graphical interface that allows the user to enter input and output frequencies along with other custom features as described in the following sections. All synthesis calculations are automatically performed by ClockBuilder to ensure an optimum configuration. A unique part number is assigned to each custom configuration.

### 4.1. Crystal Inputs (XA, XB)

The Si5350B uses a fixed-frequency non-pullable standard AT-cut crystal as a reference to synthesize its output clocks and to provide the frequency stability for the VCXO.

#### 4.1.1. Crystal Frequency

The Si5350B can operate using either a 25 MHz or a 27 MHz crystal.

#### 4.1.2. Internal XTAL Load Capacitors

Internal load capacitors ( $C_L$ ) are provided to eliminate the need for external components when connecting a XTAL to the Si5350B. Options for internal load capacitors are 6, 8, or 10 pF, or no internal load capacitors. XTALs with alternate load capacitance requirements are supported using external load capacitors as shown in Figure 3.




Figure 3. External XTAL with Optional Load Capacitors

### 4.2. Output Clocks (CLK0–CLK7)

The Si5350B is orderable as a 3-output (10-MSOP) or 8-output (24-QSOP, 20-QFN) clock generator. Output clocks CLK0 to CLK5 can be ordered with two clock frequencies ( $F1_x$ ,  $F2_x$ ) which are selectable with the optional frequency select pins ( $FS0/1$ ). See “4.3.2. Frequency Select ( $FS_0$ ,  $FS_1$ )” for more details on the operation of the frequency select pins. Each output clock can select its reference either from the PLL or from the VCXO.

#### 4.2.1. Output Clock Frequency

Outputs can be configured at any frequency from 8 kHz up to 100 MHz. In addition, the device can generate any two non-integer related frequencies up to 125 MHz.

#### 4.2.2. Spread Spectrum

Spread spectrum can be enabled on any of the clock outputs that use the PLL as its reference. Spread spectrum is not available on clocks synchronized to the VCXO. Spread spectrum is useful for reducing electromagnetic interference (EMI). Enabling spread spectrum on an output clock modulates its frequency, which effectively reduces the overall amplitude of its radiated energy. Up to  $-15$  dB reduction in EMI is possible.

The Si5350B supports several levels of spread spectrum allowing the designer to choose an ideal compromise between system performance and EMI compliance. The amount of spread is configurable within the following parameters:

- Down spread:  $-0.5$  to  $-2.5\%$  modulation amplitude

An optional spread spectrum enable pin (SSEN) is configurable to enable or disable the spread spectrum feature. See “4.3.1. Spread Spectrum Enable (SSEN)” for details.




Figure 4. Available Spread Spectrum Profiles

#### 4.2.3. Invert/Non-Invert

By default, each of the output clocks are generated in phase (non-inverted) with respect to each other. An option to invert any of the clock outputs is also available.

#### 4.2.4. Output State When Disabled

There are up to three output enable pins configurable on the Si5350B as described in “ ”. The output state when disabled for each of the outputs is configurable as one of the following: disable low, disable high, or disable in high-impedance.

#### 4.2.5. Powering Down Unused Outputs

Unused clock outputs can be completely powered down to conserve power.

### 4.3. Programmable Control Pins (P0–P3) Options

Up to four programmable control pins (P0-P3) are configurable allowing direct pin control of the following features:

#### 4.3.1. Spread Spectrum Enable (SSEN)

An optional control pin allows disabling the spread spectrum feature for all outputs that were configured with spread spectrum enabled. Hold SSEN low to disable spread spectrum. The SSEN pin provides a convenient method of evaluating the effect of using spread spectrum clocks during EMI compliance testing.

#### 4.3.2. Frequency Select (FS\_0, FS\_1)

The Si5350B offers the option of configuring up to two frequencies per clock output (CLK0-CLK5) for either free-running or synchronous clocks. This is a useful feature for applications that need to support more than one free-running or synchronous clock rate on the same output. An example of this is shown in Figure 5. The FS pins select which frequency is generated from the clock output. In this example FS0 select the output frequency on CLK0, and FS1 selects the frequency on CLK1.





Figure 5. Example of Generating Two Clock Frequencies from the Same Clock Output

# Si5350B

Up to two frequency select pins are available on the Si5350B. Each of the frequency select pins can be linked to any of the clock outputs as shown in Figure 6. For example, FS\_0 can be linked to control clock frequency selection on CLK0, CLK3, and CLK5; FS\_1 can be used to control clock frequency selection on CLK1, CLK2, and CLK4. Any other combination is also possible.

The Si5350B uses control circuitry to ensure that frequency changes are glitchless. This ensures that the clock always completes its last cycle before starting a new clock cycle of a different frequency.




**Figure 6. Example Configuration of a Pin-Controlled Frequency Select (FS)**

### 4.3.3. Output Enable (OEB\_0, OEB\_1, OEB\_2)

Up to three output enable pins (OEB\_0/1/2) are available on the Si5350B. Similar to the FS pins, each OEB pin can be linked to any of the output clocks. In the example shown in Figure 7, OEB\_0 is linked to control CLK0, CLK3, and CLK5; OEB\_1 is linked to control CLK6 and CLK7, and OEB\_2 is linked to control CLK1, CLK2, CLK4, and CLK5. Any other combination is also possible. If more than one OEB pin is linked to the same CLK output, the pin forcing a disable state will be dominant. Clock outputs are enabled when the OEB pin is held low.

The output enable control circuitry ensures glitchless operation by starting the output clock cycle on the first leading edge after OEB is asserted (OEB = low). When OEB is released (OEB = high), the clock is allowed to complete its full clock cycle before going into a disabled state. This is shown in Figure 7. When disabled, the output state is configurable as disabled high, disabled low, or disabled in high-impedance.



**Figure 7. Example Configuration of a Pin-Controlled Output Enable**

#### 4.3.4. Power Down (PDN)

An optional power down control pin allows a full shutdown of the Si5350B to minimize power consumption when its output clocks are not being used. The Si5350B is in normal operation when the PDN pin is held low and is in power down mode when held high. Power consumption when the device is in power down mode is indicated in Table 3 on page 4.

#### 4.4. Voltage Control Input (VC)

The internal VCXO generates a high-frequency clock that is controlled by the voltage control input pin (VC). The high-frequency clock is divided down by a high-resolution fractional MultiSynth divider to generate the final output frequency. The unique design of the VCXO eliminates the need for an external pullable crystal. A standard, low-cost, fixed-frequency (25 MHz or 27 MHz) crystal can be used.

A unique feature of the Si5350B is its ability to generate multiple output frequencies controlled by the same control voltage applied to the VC pin. This replaces multiple PLLs or VCXOs that would normally be locked to the same reference. An example is illustrated in Figure 8.




Figure 8. Generating One Or More Synchronous Clocks

##### 4.4.1. Control Voltage Gain (kV)

The voltage level on the VC pin directly controls the output frequency. The rate of change in output clock frequency (kV) is configurable from 6 ppm/V up to 600 ppm/V. This allows a configurable pull range from  $\pm 10$  ppm to  $\pm 1000$  ppm @  $V_{DD} = 3.3$  V as shown in Figure 9. Consult the factory for other pull range values.

A key advantage of the VCXO design in the Si5350B is its highly linear tuning range. This allows better control of PLL stability and jitter performance over the entire control voltage range.




Figure 9. User-definable VCXO Pull Range

## 4.5. Design Considerations

The Si5350B is a self-contained clock generator that requires very few external components. The following general guidelines are recommended to ensure optimum performance.

### 4.5.1. Power Supply Decoupling/Filtering

The Si5350B has built-in power supply filtering circuitry to help keep the number of external components to a minimum. All that is recommended is one 0.1  $\mu$ F decoupling capacitor per power supply pin. This capacitor should be mounted as close to the VDD and VDDO pins as possible without using vias.

### 4.5.2. Power Supply Sequencing

The VDD and VDDOx (i.e., VDDO0, VDDO1, VDDO2, VDDO3) power supply pins have been separated to allow flexibility in output signal levels. It is important that power is applied to all supply pins (VDD, VDDOx) at the same time. Unused VDDOx pins should be tied to VDD.

### 4.5.3. External Crystal

The external crystal should be mounted as close to the pins as possible using short PCB traces. The XA and XB traces should be kept away from other high-speed signal traces. See “AN551: Crystal Selection Guide” for more details.

### 4.5.4. External Crystal Load Capacitors

The Si5350B provides the option of using internal and external crystal load capacitors. If external load capacitors are used, they should be placed as close to the XA/XB pads as possible. See “AN551: Crystal Selection Guide” for more details.

### 4.5.5. Unused Pins

Unused control pins (P0–P4) should be tied to GND.


Unused voltage control pin should be tied to GND.

Unused output pins (CLK0–CLK7) should be left floating.

## 5. Pin Descriptions (20-QFN, 24-QSOP)


Si5350B 20-QFN

Top View



Si5350B 24-QSOP

Top View




Pin Name	Pin Number		Pin Type*	Function
	QFN-20	QSOP-24		
XA	1	6	I	Input pin for external XTAL
XB	2	7	I	Input pin for external XTAL
VC	3	9	I	VCXO control voltage input
CLK0	13	21	O	Output clock 0
CLK1	12	20	O	Output clock 1
CLK2	9	15	O	Output clock 2
CLK3	8	14	O	Output clock 3
CLK4	19	3	O	Output clock 4
CLK5	17	1	O	Output clock 5
CLK6	16	24	O	Output clock 6
CLK7	15	23	O	Output clock 7
P0	4	10	I	User configurable input pin 0
P1	5	11	I	User configurable input pin 1
P2	6	12	I	User configurable input pin 2
P3	7	13	I	User configurable input pin 3
VDD	20	4	P	Core voltage supply pin
VDDOA	11	18	P	Output voltage supply pin for CLK0 and CLK1
VDDOB	10	16	P	Output voltage supply pin for CLK2 and CLK3
VDDOC	18	2	P	Output voltage supply pin for CLK4 and CLK5
VDDOD	14	22	P	Output voltage supply pin for CLK6 and CLK7
GND	Center Pad	5, 8, 17, 19	P	Ground

\*Note: Pin Types: I = Input, O = Output, P = Power.

# Si5350B

## 6. Pin Descriptions (10-Pin MSOP)



Pin Name	Pin Number	Pin Type*	Function
	MSOP-10		
XA	2	I	Input pin for external XTAL
XB	3	I	Input pin for external XTAL
Vc	4	I	VCXO control voltage input
CLK0	10	O	Output clock 0
CLK1	9	O	Output clock 1
CLK2	6	O	Output clock 2
P0	5	I	User configurable input pin 0
VDD	1	P	Core voltage supply pin
VDDO	7	P	Output supply pin for CLK0, CLK1, and CLK2
GND	8	P	Ground

**\*Note:** Pin Types: I = Input, O = Output, P = Power.



## 7. Package Outline (24-Pin QSOP)





Table 10. 24-QSOP Package Dimensions

Dimension	Min	Nom	Max
A	—	—	1.75
A1	0.10	—	0.25
b	0.19	—	0.30
c	0.15	—	0.25
D	8.55	8.65	8.75
E	6.00 BSC		
E1	3.81	3.90	3.99
e	0.635 BSC		
L	0.40	—	1.27
L2	0.25 BSC		
$\theta$	0	—	8
aaa	0.10		
bbb	0.17		
ccc	0.10		
<b>Notes:</b>			
1. All dimensions shown are in millimeters (mm) unless otherwise noted.			
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.			
3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation C.			
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.			

## 8. Package Outline (20-Pin QFN)



**Table 11. Package Dimensions**

Dimension	Min	Nom	Max
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D	4.00 BSC		
D2	2.65	2.70	2.75
e	0.50 BSC		
E	4.00 BSC		
E2	2.65	2.70	2.75
L	0.30	0.40	0.50
aaa			0.10
bbb			0.10
ccc			0.08
ddd			0.10
eee			0.10

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Outline MO-220, variation VGGD-8.
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 8.1. Package Outline (10-Pin MSOP)




Table 12. 24-QSOP Package Dimensions


Dimension	Min	Nom	Max
A	—	—	1.10
A1	0.00	—	0.15
A2	0.75	0.85	0.95
b	0.17	—	0.33
c	0.08	—	0.23
D	3.00 BSC		
E	4.90 BSC		
E1	3.00 BSC		
e	0.50 BSC		
L	0.40	0.60	0.80
L2	0.25 BSC		
q	0	—	8
aaa	—	—	0.20
bbb	—	—	0.25
ccc	—	—	0.10
ddd	—	—	0.08

**Notes:**

1. All dimensions shown are in millimeters (mm) unless otherwise noted.
2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.
3. This drawing conforms to the JEDEC Solid State Outline MO-137, Variation C
4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.


## 9. Ordering Information

Factory programmed Si5350B devices can be requested using the ClockBuilder web-based utility available at: [www.silabs.com/ClockBuilder](http://www.silabs.com/ClockBuilder). A unique part number is assigned to each custom configuration as indicated in Figure 10.




**Figure 10. Custom Clock Part Numbers**

A development kit containing ClockBuilder Desktop software and hardware enable easy field programming of blank Si5350C devices for instances when rapid prototyping is required. Note that the Si5350C can only be field-programmed using the development kit. In addition to field programming, this development kit supports simplified device evaluation of any Si5350C device. The orderable part numbers for the development kits and blank Si5350C devices to be used for field programming are provided in Figure 11 and Figure 12, respectively.



**Figure 11. Development Kit Part Numbers**



**Figure 12. Blank Device Part Numbers**

**NOTES:**

## CONTACT INFORMATION

### Silicon Laboratories Inc.

400 West Cesar Chavez  
Austin, TX 78701  
Tel: 1+(512) 416-8500  
Fax: 1+(512) 416-9669  
Toll Free: 1+(877) 444-3032

Please visit the Silicon Labs Technical Support web page:  
<https://www.silabs.com/support/pages/contacttechnicalsupport.aspx>  
and register to submit a technical support request.

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories Inc.  
Other products or brandnames mentioned herein are trademarks or registered trademarks of their respective holders.