

GENERAL DESCRIPTION

The LT4953C is the Dual P-Channel logic enhancement mode power field effect transistors are produced using high cell density, DMOS trench technology. This high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage application such as cellular phone and notebook computer power management and low in-line power loss are needed in a very small outline surface mount package.


FEATURES

- RDS(ON) \leq 60m Ω @VGS=-10V
- RDS(ON) \leq 90m Ω @VGS=-4.5V
- Super high density cell design for extremely low RDS(ON)
- Exceptional on-resistance and maximum DC current capability


APPLICATIONS


- Power Management in Note book
- Portable Equipment
- Battery Powered System
- DC/DC Converter
- Load Switch
- DSC
- LCD Display inverter

PIN CONFIGURATION



Ordering Information: LT4953C (Pb-free)





P-Channel MOSFET

P-Channel MOSFET

D2

Absolute Maximum Ratings (TA=25°C Unless Otherwise Noted)

Parameter		Symbol	Limit		Unit	
Drain-Source Voltage		VDSS	-30		V	
Gate-Source Voltage		Vgss	±20		V	
Continuous Drain	TA=25°C	1_	-5.3		Α	
Current(Tj=150°C)	TA=70°C	l _D	-4.3			
Pulsed Drain Current		Ірм	-30		Α	
Continuous Source Current (Diode Conduction)		Is	-1.7		Α	
Maximum Power Dissipation	TA =25 ℃	D-	2.0		\A/	
	TA=70°C	PD	1.3		W	
Operating Junction Temperature		TJ	-55 to 150		$^{\circ}\!\mathbb{C}$	
Storage Temperature Range		Tstg	-55 to 150		$^{\circ}\!\mathbb{C}$	
Thermal Resistance-Junction to Ambient*		Reja	T≦10 sec	47	°C WY	
			Steady State	75	°C/W	
Thermal Resistance-Junction to Case		Rejc	45		°C/W	

^{*}The device mounted on 1in² FR4 board with 2 oz copper




Electrical Characteristics (TA = 25°C Unless Otherwise Specified)


Symbol	Parameter	Limit	Min	Тур	Max	Unit			
STATIC									
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250 μ A	-1	-1.4	-3	V			
Igss	Gate Leakage Current	V _{DS} =0V, V _{GS} =±20V			±100	nA			
IDSS		V _{DS} =-30V, V _{GS} =0V			-1	μΑ			
	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			25				
		TJ=55°C			-25				
RDS(ON)	Drain Course On Registeres	Vgs=-10V, Ip= -5.3A		50	60	60 90 mΩ			
	Drain-Source On-Resistance	V _{GS} =-4.5V, I _D = -4.2A		69	90				
VsD	Diode Forward Voltage	Is=-1.7A, VGS=0V		-0.8	-1.2	V			
DYNAMIC			•		•				
Rg	Gate resistance	V _{DS} =0V, V _{GS} =0V, f=1MHz		3.5		Ω			
Ciss	Input capacitance			450	490	pF			
Coss	Output Capacitance	V _{DS} =-15V, V _{GS} =0V, f=1.0MHz		70					
Crss	Reverse Transfer Capacitance			20					
Qg	Total Gate Charge	V 45\/ \/ 40\/		14	17	nC			
Qgs	Gate-Source Charge	VDS=-15V, VGS=-10V, ID=-5.3A		4					
Qgd	Gate-Drain Charge	ID=-5.3A		3					
td(on)	Turn-On Delay Time	V 45V D: -450		27	33				
tr	Turn-On Rise Time	V _{DD} =-15V, R _L =15Ω		11	15				
td(off)	Turn-Off Delay Time	ID=-1.0A, VGEN=-10V RG=6Ω		40	52	ns			
tf	Turn-Off Fall Time	L0-071		4	6				


Notes: a. Pulse test; pulse width \leq 300us, duty cycle \leq 2%





Typical Characteristics (TJ =25℃ Noted)



















Typical Characteristics (TJ =25℃ Noted)








1E-3

1E-2



1E0

1E1

1E2

1E3

1E4

Square Wave Pulse Duration (sec)

1E-1

1E0

1E-1

1E-2

1E-3


1E-5


1E-4

Normalized Effective Transient Thermal Impedance 50%



SOP-8 Package Outline





NOTES:

- 1. PKG ALL SURFACES ARE Ra0.8-1.2um.
- 2. Mold flash, protrusions or gate burrs shall not exceed 0.15 mm in total (both sides).



Important Notice and Disclaimer

LSC reserves the right to make changes to this document and its products and specifications at any time without notice. Customers should obtain and confirm the latest product information and specifications before final design, purchase or use.

LSC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does LSC assume any liability for application assistance or customer product design. LSC does not warrant or accept any liability with products which are purchased or used for any unintended or unauthorized application.

No license is granted by implication or otherwise under any intellectual property rights of LSC.

LSC products are not authorized for use as critical components in life support devices or systems without express written approval of LSC.