

RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD50N10 is the highest performance trench N-ch MOSFETs with extreme high cell density , which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications .

FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available




MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

TO-252(D-Pack)



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30	REF.
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current @ $V_{GS}=10V$ ¹	I_D	$T_C=25^\circ\text{C}$	50
		$T_C=100^\circ\text{C}$	28
Pulsed Drain Current ²	I_{DM}	100	A
Total Power Dissipation ⁴	P_D	$T_C=25^\circ\text{C}$	90
		$T_A=70^\circ\text{C}$	2
Single Pulse Avalanche Energy ³	E_{AS}	98	mJ
Single Pulse Avalanche Current	I_{AS}	41	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150	$^\circ\text{C}$
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	62.5	$^\circ\text{C} / \text{W}$
Maximum Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	1.4	$^\circ\text{C} / \text{W}$

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ C$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Teat Conditions	
Static							
Drain-Source Breakdown Voltage	BV_{DSS}	100	-	-	V	$V_{GS}=0, I_D=250\mu A$	
Gate-Threshold Voltage	$V_{GS(th)}$	2.5	-	4.5	V	$V_{DS}=V_{GS}, I_D=250\mu A$	
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS}= \pm 20V$	
Drain-Source Leakage Current	I_{DSS}	$T_J=25^\circ C$	-	-	1	μA	$V_{DS}=80V, V_{GS}=0$
		$T_J=55^\circ C$	-	-	5		$V_{DS}=80V, V_{GS}=0$
Static Drain-Source On-Resistance ²	$R_{DS(ON)}$	-	18	22	m Ω	$V_{GS}=10V, I_D=30A$	
Total Gate Charge ²	Q_g	-	27.6	-	nC	$I_D=30A$ $V_{DS}=80V$ $V_{GS}=10V$	
Gate-Source Charge	Q_{gs}	-	11.4	-			
Gate-Drain ("Miller") Change	Q_{gd}	-	7.9	-			
Turn-on Delay Time ²	$T_{d(on)}$	-	15.6	-	nS	$V_{DS}=50V$ $I_D=30A$ $V_{GS}=10V$ $R_L=3.3 \Omega$	
Rise Time	T_r	-	17.2	-			
Turn-off Delay Time	$T_{d(off)}$	-	16.8	-			
Fall Time	T_f	-	9.2	-			
Input Capacitance	C_{iss}	-	1890	-	pF	$V_{GS}=0$ $V_{DS}=15V$ $f=1.0MHz$	
Output Capacitance	C_{oss}	-	268	-			
Reverse Transfer Capacitance	C_{rss}	-	67	-			
Gate Resistance	R_g		1.9	3.8	Ω	$f=1MHz$	
Guaranteed Avalanche Characteristics							
Single Pulse Avalanche Energy ⁵	EAS	53	-	-	mJ	$V_{DD}=25V, L=0.1mH, I_{AS}=30A$	
Source-Drain Diode							
Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$I_S=1A, V_{GS}=0, T_J=25^\circ C$	
Continuous Source Current ^{1,6}	I_S	-	-	45	A	$V_D=V_G=0, \text{Force Current}$	
Pulsed Source Current ^{2,6}	I_{SM}	-	-	100	A		
Reverse Recovery Time	T_{rr}	-	34	-	nS	$I_F=30A, di/dt=100A/\mu s, T_J=25^\circ C$	
Reverse Recovery Charge	Q_{rr}	-	47	-	nC		

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2_{oz} copper.
- The data tested by pulsed , pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating . The test condition is $V_{DD}=25V, V_{GS}=10V, L=0.1mH, I_{AS}=41A$
- The power dissipation is limited by 150 $^\circ C$, junction temperature
- The Min. value is 100% EAS tested guarantee.
- The data is theoretically the same as I_D and I_{DM} , in real applications , should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave