



RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD50N10 is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications.


TO-252(D-Pack)



FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

MARKING



REF.	Millimeter		REF.	Millimeter	
	Min.	Max.		Min.	Max.
A	6.35	6.80	J	2.30	REF.
B	5.20	5.50	K	0.64	0.90
C	2.15	2.40	M	0.50	1.1
D	0.45	0.58	N	0.9	1.65
E	6.8	7.5	O	0	0.15
F	2.40	3.0	P	0.43	0.58
G	5.40	6.25			
H	0.64	1.20			

PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch

ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current @ $V_{GS}=10\text{V}$ ¹	I_D	50	A
$T_C=100^\circ\text{C}$		28	A
Pulsed Drain Current ²	I_{DM}	100	A
Total Power Dissipation ⁴	P_D	90	W
$T_A=70^\circ\text{C}$		2	
Single Pulse Avalanche Energy ³	E_{AS}	98	mJ
Single Pulse Avalanche Current	I_{AS}	41	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	62.5	°C / W
Maximum Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	1.4	°C / W

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	100	-	-	V	$\text{V}_{\text{GS}}=0$, $\text{I}_D=250\mu\text{A}$
Gate-Threshold Voltage	$\text{V}_{\text{GS(th)}}$	2.5	-	4.5	V	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}$, $\text{I}_D=250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$\text{V}_{\text{GS}}= \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$\text{V}_{\text{DS}}=80\text{V}$, $\text{V}_{\text{GS}}=0$
		-	-	5		$\text{V}_{\text{DS}}=80\text{V}$, $\text{V}_{\text{GS}}=0$
Static Drain-Source On-Resistance ²	$\text{R}_{\text{DS(ON)}}$	-	18	22	$\text{m}\Omega$	$\text{V}_{\text{GS}}=10\text{V}$, $\text{I}_D=30\text{A}$
Total Gate Charge ²	Q_g	-	27.6	-	nC	$\text{I}_D=30\text{A}$ $\text{V}_{\text{DS}}=80\text{V}$ $\text{V}_{\text{GS}}=10\text{V}$
Gate-Source Charge	Q_{gs}	-	11.4	-		
Gate-Drain ("Miller") Change	Q_{gd}	-	7.9	-		
Turn-on Delay Time ²	$\text{T}_{\text{d(on)}}$	-	15.6	-	nS	$\text{V}_{\text{DS}}=50\text{V}$ $\text{I}_D=30\text{A}$ $\text{V}_{\text{GS}}=10\text{V}$ $\text{R}_L=3.3\Omega$
Rise Time	T_r	-	17.2	-		
Turn-off Delay Time	$\text{T}_{\text{d(off)}}$	-	16.8	-		
Fall Time	T_f	-	9.2	-		
Input Capacitance	C_{iss}	-	1890	-	pF	$\text{V}_{\text{GS}}=0$ $\text{V}_{\text{DS}}=15\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	C_{oss}	-	268	-		
Reverse Transfer Capacitance	C_{rss}	-	67	-		
Gate Resistance	R_g		1.9	3.8	Ω	$f=1\text{MHz}$
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ⁵	EAS	53	-	-	mJ	$\text{V}_{\text{DD}}=25\text{V}$, $\text{L}=0.1\text{mH}$, $\text{I}_{\text{AS}}=30\text{A}$
Source-Drain Diode						
Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$\text{I}_S=1\text{A}$, $\text{V}_{\text{GS}}=0$, $T_J=25^\circ\text{C}$
Continuous Source Current ^{1,6}	I_S	-	-	45	A	$\text{V}_D=\text{V}_G=0$, Force Current
Pulsed Source Current ^{2,6}	I_{SM}	-	-	100	A	
Reverse Recovery Time	T_{rr}	-	34	-	nS	$\text{I}_F=30\text{A}$, $d\text{I}/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$
Reverse Recovery Charge	Q_{rr}	-	47	-	nC	

Notes:

- The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
- The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
- The EAS data shows Max. rating. The test condition is $\text{V}_{\text{DD}}=25\text{V}$, $\text{V}_{\text{GS}}=10\text{V}$, $\text{L}=0.1\text{mH}$, $\text{I}_{\text{AS}}=41\text{A}$
- The power dissipation is limited by 150°C , junction temperature
- The Min. value is 100% EAS tested guarantee.
- The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance v.s Gate-Source




Fig.3 Forward Characteristics of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ v.s T_J




Fig.6 Normalized $R_{DS(on)}$ v.s T_J

CHARACTERISTIC CURVES

