AM / FM - PLL

## Description

The U4285BM is an integrated circuit in BICMOS technology for frequency synthesizers. It performs all the functions of a PLL radio tuning system and is controlled
by an $\mathrm{I}^{2} \mathrm{C}$ bus. The device is designed for all frequency synthesizer applications in radio receivers, as well as RDS (Radio Data System ) applications.

## Features

- Reference oscillator up to 15 MHz
- Two programmable 16 bit dividers adjustable from 2 to 65535
- Fine tuning steps:

$$
\begin{aligned}
& \mathrm{AM} \geqq 1 \mathrm{kHz} \\
& \mathrm{FM} \geqq 2 \mathrm{kHz}
\end{aligned}
$$

- 4 programmable switching outputs (open drain up to 15 V )
- Few external component required due to integrated loop-push-pull stage for AM/FM
- High signal/ noise ratio


## Ordering Information

| Extended Type Number | Remarks |  |
| :--- | :--- | :--- |
| U4285BM-AFS | SSO20 plastic |  |
| U4285BM-AFSG3 | SSO20 plastic | Taping according to IEC-286-3 |

## Block Diagram



Figure 1. Block diagram

Pin Description


Figure 2. Pinning

## Functional Description

The U4285BM is controlled via the 2 -wire $\mathrm{I}^{2} \mathrm{C}$ bus. For programming there are one module address byte, two subaddress bytes and five data bytes.

The module address contains a programmable address bit A 1 which with address select input AS (Pin 4) makes it possible to operate two U4285BM in one system. If bit A 1 is identical with the status of the address select input AS, the chip is selected.

The subaddress determines which one of the data bytes is transmitted first. If subaddress of R-divider is transmitted, the sequence of the next data bytes is DB 0 (Status), DB 1 and DB 2.

If subaddress of N -divider is transmitted, the sequence of the next data bytes is DB 3 and DB 4. The bit organisation

| Pin | Symbol | Function |
| :---: | :---: | :--- |
| 1 | V DD | Supply voltage |
| 2 | SCL | I $^{2}$ C bus clock |
| 3 | SDA | I $^{2}$ C bus data |
| 4 | AS | Address selection |
| 5 | SWO 1 | Switching output 1 |
| 6 | SWO 2 | Switching output 2 |
| 7 | SWO3 | Switching output 3 |
| 8 | SWO4 | Switching output 4 |
| 9 | FMOSC | FM oscillator input |
| 10 | GND 2 | Ground 2 (analog) |
| 11 | AMOSC | AM oscillator input |
| 12 | PDFMO | FM analog output |
| 13 | PDFM | FM current output |
| 14 | PDAM | AM current output |
| 15 | PDAMO | AM analog output |
| 16 | VA | Analog supply voltage |
| 17 | C | Capacitor |
| 18 | OSCIN | Oscillator input |
| 19 | OSCOUT | Oscillator output |
| 20 | GND1 | Ground 1 (digital) |

of the module address, subaddress and 5 data bytes are shown in figure 6.

Each transmission on the $\mathrm{I}^{2} \mathrm{C}$ bus begins with the "START"- condition and has to be ended by the "STOP"condition (see figure 7).

The integrated circuit U4285BM has two separate inputs for AM and FM oscillator. Pre-amplified AM and FM signals are fed to the 16 bit N-divider via AM/FM switch. AM/FM switch is controlled by software. Tuning steps can be selected by 16 bit R-divider. Further there is a digital memory phase detector. There are two separate current sources for AM and FM amplifier (charge pump) as given in electrical characterisitics. It allows independent adjustment of gain, whereby providing high current for high speed tuning and low current for stable tuning.

U4285BM

## Absolute Maximum Ratings

| Parameters | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply voltage Pin 1 | $\mathrm{V}_{\text {DD }}$ | -0.3 to +6 | V |
| Input voltage $\quad$ Pins 2, 3, 4, 9, 11, 18 and 19 | $\mathrm{V}_{\mathrm{I}}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V |
| Output current Pins 3, 5, 6, 7 and 8 | $\mathrm{I}_{\mathrm{O}}$ | -1 to +5 | mA |
| Output drain voltage Pins 5, 6, 7 and 8 | $\mathrm{V}_{\text {OD }}$ | 15 | V |
| $\begin{aligned} & \text { Analog supply voltage } \\ & \text { with } 220 \Omega \text { seriell resistance } 2 \text { minutes } 1 \end{aligned}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{A}} \\ & \mathrm{~V}_{\mathrm{A}} \end{aligned}$ | $\begin{gathered} 6 \text { to } 15 \\ 24 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ |
| Output current Pins 12 and 15 | $\mathrm{I}_{\mathrm{AO}}$ | -1 to +20 | mA |
| Ambient temperature range | $\mathrm{T}_{\text {amb }}$ | -30 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature range | $\mathrm{T}_{\text {stg }}$ | -40 to +125 | ${ }^{\circ} \mathrm{C}$ |
| Junction temperature | $\mathrm{T}_{\mathrm{j}}$ | 125 | ${ }^{\circ} \mathrm{C}$ |
| Electrostatic handling (modified MIL STD 883 D | $\pm \mathrm{V}_{\text {ESD }}$ | 1000 | V |

method 3015.7: all supply pins connected together)
1 corresponding our application circuit (page 7)

## Thermal Resistance

|  | Parameters | Symbol | Value |
| :---: | :---: | :---: | :---: |
| Junction ambient |  | $\mathrm{R}_{\mathrm{thJA}}$ | 160 |

## Electrical Characteristics

$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameters | Test conditions / Pin | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage | Pin 1 | $V_{\text {DD }}$ | 4.5 | 5.0 | 5.5 | V |
| Quiescent supply current | AM-mode $\quad$ Pin 1 FM-mode | $\mathrm{I}_{\mathrm{DD}}$ |  | $\begin{aligned} & 4.0 \\ & 4.0 \end{aligned}$ | $\begin{aligned} & 7.0 \\ & 7.0 \end{aligned}$ | mA |
| FM input sensitivity, $\mathbf{R}_{\mathrm{G}}=50 \Omega$ FMOSC |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{i}}=70$ to 120 MHz | Pin 9 | $\mathrm{V}_{\text {SFM }}$ | 40 |  |  | $\mathrm{mV}_{\text {rms }}$ |
| $\mathrm{f}_{\mathrm{i}}=160 \mathrm{MHz}$ | Pin 9 | $\mathrm{V}_{\text {SFM }}$ | 150 |  |  | $\mathrm{mV}_{\text {rms }}$ |
| AM input sensitivity, $\mathbf{R}_{\mathbf{G}}=\mathbf{5 0} \Omega$ AMOSC |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{i}}=0.6$ to 35 MHz | Pin 11 | $\mathrm{V}_{\text {SAM }}$ | 40 |  |  | $\mathrm{mV}_{\text {rms }}$ |
| Oscillator input sensitivity, $\mathbf{R}_{\mathbf{G}}=\mathbf{5 0} \Omega$ OSCIN |  |  |  |  |  |  |
| $\mathrm{f}_{\mathrm{i}}=0.1$ to 15 MHz | Pin 18 | $\mathrm{V}_{\text {SOSC }}$ | 100 |  |  | $\mathrm{mV}_{\text {rms }}$ |
| Switching output SWO 1, SWO 2, SWO 3, SWO 4 (open drain) |  |  |  |  |  |  |
| Output voltage <br> LOW <br> Output leakage current HIGH | Pins 5, 6, 7 and 8 $\mathrm{I}_{\mathrm{L}}=1 \mathrm{~mA}$ <br> Pins 5, 6, 7 and 8 $\mathrm{V} 5, \mathrm{~V} 6, \mathrm{~V} 7, \mathrm{~V} 8=10 \mathrm{~V}$ | $\mathrm{V}_{\text {SWOL }}$ <br> $\mathrm{I}_{\mathrm{OHL}}$ |  | 100 | 400 100 | mV nA |

Electrical Characteristics (continued)
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{A}}=10 \mathrm{~V}, \mathrm{~T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}$, unless otherwise specified

| Parameters | Test conditions / Pin | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Phase detector PDFM |  |  |  |  |  |  |
| Output current 1 | Pin 13 | $\pm$ IPDFM | 1600 | 2000 | 2400 | $\mu \mathrm{A}$ |
| Output current 2 | Pin 13 | $\pm \mathrm{I}_{\text {PDFM }}$ | 400 | 500 | 600 | $\mu \mathrm{A}$ |
| Leakage current | Pin 13 | $\pm$ IPDFML |  |  | 20 | nA |
| Phase detector PDAM |  |  |  |  |  |  |
| Output current 1 | Pin 14 | $\pm \mathrm{IPDAM}$ | 160 | 200 | 240 | $\mu \mathrm{A}$ |
| Output current 2 | Pin 14 | $\pm$ IPDAM | 40 | 50 | 60 | $\mu \mathrm{A}$ |
| Leakage current | Pin 14 | $\pm \mathrm{IPDAM}^{-}$ |  |  | 20 | nA |

Analog output PDFMO, PDAMO

| Saturation voltage LOW <br> HIGH | Pins 12 and 15 $\mathrm{I}=15 \mathrm{~mA}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{satL}} \\ & \mathrm{~V}_{\mathrm{satH}} \end{aligned}$ | 9.5 | $\begin{array}{r} 200 \\ 9.95 \end{array}$ | 400 | $\begin{gathered} \mathrm{mV} \\ \mathrm{~V} \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}^{\mathbf{2}} \mathrm{C}$ bus SCL, SDA, AS |  |  |  |  |  |  |
| Input voltage HIGH LOW | Pins 2, 3 and 4 | $\mathrm{V}_{\text {iBUS }}$ | $\begin{gathered} 3.0 \\ 0 \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{DD}} \\ 1.5 \end{gathered}$ | $\begin{aligned} & \text { V } \\ & \text { V } \end{aligned}$ |
| Output voltage Acknowledge LOW | $\mathrm{ISDA}=3 \mathrm{~mA} \quad$ Pin 3 | $\mathrm{V}_{\mathrm{O}}$ |  |  | 0.4 | V |
| Clock frequency | Pin 2 | $\mathrm{f}_{\text {SCL }}$ |  |  | 100 | kHz |
| Rise time SDA, SCL | Pins 2 and 3 | $\mathrm{t}_{\mathrm{r}}$ |  |  | 1 | $\mu \mathrm{s}$ |
| Fall time SDA, SCL | Pins 2 and 3 | $\mathrm{t}_{\mathrm{f}}$ |  |  | 300 | ns |
| Period of SCL <br> HIGH <br> LOW | HIGH LOW 2 | $\begin{aligned} & \mathrm{t}_{\mathrm{H}} \\ & \mathrm{t}_{\mathrm{L}} \end{aligned}$ | $\begin{aligned} & 4.0 \\ & 4.7 \end{aligned}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Setup time |  |  |  |  |  |  |
| Start condition <br> Data <br> Stop condition <br> Time space ${ }^{1)}$ |  | $\mathrm{t}_{\text {sSTA }}$ <br> $\mathrm{t}_{\mathrm{sDAT}}$ <br> $\mathrm{t}_{\text {SSTOP }}$ <br> $\mathrm{t}_{\mathrm{w}}$ STA | $\begin{aligned} & 4.7 \\ & 250 \\ & 4.7 \\ & 4.7 \end{aligned}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mathrm{~ns} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |
| Hold time |  |  |  |  |  |  |
| Start condition DATA |  | $\begin{aligned} & \mathrm{t}_{\mathrm{hSTA}} \\ & \mathrm{t}_{\mathrm{hDAT}} \end{aligned}$ | $\begin{gathered} 4.0 \\ 0 \end{gathered}$ |  |  | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{u} \end{aligned}$ |

${ }^{1)}$ This is a space of time where the bus must be free from data transmission and before a new transmission can be started

U4285BM


Figure 3. FM input sensitivity


Figure 4. AM input sensitivity

## Bus Timing



Figure 5. Bus timing

## Bit Organization

|  | MSB |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Module address | 1 | 1 | 0 | 0 | 1 | 0 | 0/1 | 0 |
|  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
| Subaddress (R-divider) | X | X | X | 0 | 0 | 1 | X | X |
| Subaddress (N-divider) | X | X | X | X | 1 | 1 | X | X |
|  | MSB |  |  |  |  |  |  | LSB |
| Data byte 0 (Status) | SWO1 | SWO2 | SWO3 | SWO4 | $\begin{gathered} \mathrm{AM} / \\ \mathrm{FM} \end{gathered}$ | $\begin{gathered} \text { PD } \\ \text { ANA } \end{gathered}$ | $\begin{gathered} \text { PD } \\ \text { POL } \end{gathered}$ | $\begin{gathered} \text { PD } \\ \text { CUR } \end{gathered}$ |
|  | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| Data byte 1 | $2^{15}$ | R-divider |  |  |  |  |  | $2^{8}$ |
| Data byte 2 | $2^{7}$ | R-divider |  |  |  |  |  | $2^{0}$ |
| Data byte 3 | $2^{15}$ | N -divider |  |  |  |  |  | $2^{8}$ |
| Data byte 4 | $2^{7}$ | N -divider |  |  |  |  |  | $2^{0}$ |
|  |  | LOW |  |  | HIGH |  |  |  |
|  |  | FM-operation |  |  | AM-operation |  |  |  |
|  |  | PD analog |  |  | TEST |  |  |  |
|  |  | Negative polarity |  |  | Positive polarity |  |  |  |
|  |  | Output current 2 |  |  | Output current 1 |  |  |  |

Figure 6.

## Transmission Protocol



Figure 7.

## Application Circuit



Figure 8. Application circuit

## Recommendations for Applications

- $\mathrm{C}_{3}=100 \mathrm{nF}$ should be very close to $\operatorname{Pin} 1\left(\mathrm{~V}_{\mathrm{DD}}\right)$ and Pin 20 (GND 1)
- GND 2 (Pin 10 - analog ground) and GND 1 (Pin 20 - digital ground) must be connected according to figure 8
- 4 MHz crystal must be very close to Pin 18 and Pin 19
- Components of the charge pump $\left(\mathrm{C}_{1} / \mathrm{R}_{1}\right.$ for AM and $\mathrm{C}_{2} / \mathrm{R}_{2}$ for FM ) should be very close to Pin 14 with respect to Pin 13.


## PCB-Layout



Figure 9. PCB layout

U4285BM

## Package Information



## Ozone Depleting Substances Policy Statement

It is the policy of Atmel Germany GmbH to

1. Meet all present and future national and international statutory requirements.
2. Regularly and continuously improve the performance of our products, processes, distribution and operating systems with respect to their impact on the health and safety of our employees and the public, as well as their impact on the environment.

It is particular concern to control or eliminate releases of those substances into the atmosphere which are known as ozone depleting substances (ODSs).

The Montreal Protocol (1987) and its London Amendments (1990) intend to severely restrict the use of ODSs and forbid their use within the next ten years. Various national and international initiatives are pressing for an earlier ban on these substances.

Atmel Germany GmbH has been able to use its policy of continuous improvements to eliminate the use of ODSs listed in the following documents.

1. Annex A, B and list of transitional substances of the Montreal Protocol and the London Amendments respectively
2. Class I and II ozone depleting substances in the Clean Air Act Amendments of 1990 by the Environmental Protection Agency (EPA) in the USA
3. Council Decision 88/540/EEC and 91/690/EEC Annex A, B and C (transitional substances) respectively.

Atmel Germany GmbH can certify that our semiconductors are not manufactured with ozone depleting substances and do not contain such substances.

We reserve the right to make changes to improve technical design and may do so without further notice.
Parameters can vary in different applications. All operating parameters must be validated for each customer application by the customer. Should the buyer use Atmel Wireless \& Microcontrollers products for any unintended or unauthorized application, the buyer shall indemnify Atmel Wireless \& Microcontrollers against all claims, costs, damages, and expenses, arising out of, directly or indirectly, any claim of personal damage, injury or death associated with such unintended or unauthorized use.

# Data sheets can also be retrieved from the Internet: http://www.atmel-wm.com 

Atmel Germany GmbH, P.O.B. 3535, D-74025 Heilbronn, Germany
Telephone: 49 (0)7131 67 2594, Fax number: 49 (0)7131 672423

