

High-Performance Step-Down PWM Controller with PFM

Features

- Operates from An Input BatteryVoltage Range of +3V to +25V
- ±0.6% 0.5V Reference
 Over Line, Load Regulation, and Operatingemp.
- Drive Dual Low Cost N-Channel MOSFEs
 - Adaptive Shoot-Through Protection
- Power-On-Reset Monitoring on VCC Pin
- PFM Mode for Increasing Light Load Efficiency
- Constant-On-Time Control Scheme
 - Switching Frequency Compensation for PWM Operation
- 300kHz Constant Switching Frequency
- Integrated MOSFET Drivers and Bootstrap Diode
- Internal Soft-Start and Soft-Stop
- Power Good Monitoring
- 70% Under-Voltage Protection
- 125% Over-Voltage Protection
 Using Low-Side MOSFETs R_{DS(ON)}
- Over-Temperature Protection
- TDFN-10 3mmx3mm Package
- Lead Free and Green Devices Available
 (RoHS Compliant)

Applications

- Notebook
- Low Cost PC
- Wide Input DC/DC Regulators

General Description

The APW7199 is a single-phase, constant-on-time, and synchronous P WM controller, which drives N-channel MOSFETs. An internal 0.5V temperature-compensated reference voltage with high accuracy is designed to meet the requirement of low output voltage applications. The APW7199 steps down high voltage to generate low-voltage chipset or RAM supplies in notebook computers. The PWM controller operates fixed 300kHz pseudo-constant frequency PWM with an adaptive constant-on-time control. The device provides excellent transient response and accurate DC voltage output in either PFM or P WM Mode. In Pulse Frequency Mode (PFM), the AP7199 provides very high efficiency over light to heavy loads with loading-modulated switching frequencies. The device works in ultrasonic mode with PFM at no load. The unique ultrasonic mode maintains the switching frequency above 20kHz, which eliminates noise in audio applications. The APW7199 is equipped with accurate over-current, output under-voltage, and output over-voltage protections. A Power-On-Reset function monitors the voltage on VCC to prevent wrong operation during power-on. The APW7199 has a 1.5ms digital soft-start to ramp up the output voltage to reduce the start-up current. A soft-stop function actively discharges the output capacitors with controlled reverse inductor current. The APW7199 is available in TDFN3x3-10 package.

Simplified Application Circuit



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or CI does not exceed 900ppm by weight in homogeneous material and total of Br and CI does not exceed 1500ppm by weight).

Pin Configuration



 $\begin{bmatrix} -I \\ I \end{bmatrix}$ = Thermal Pad (connected to GND plane for better heat dissipation)

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V _{cc}	VCC Supply Voltage (VCC to GND)	-0.3 ~ 7	V
V _{BOOT-GND}	BOOT Supply Voltage (BOOT to GND)	-0.3 ~ 32	V
V _{BOOT}	BOOT Supply Voltage (BOOT to PHASE)	-0.3 ~ 7	V
	All Other Pins (FB, VOUT, POK, and EN/EXTREF to GND)	-0.3 ~ V _{CC} +0.3	V
	UGATE Voltage (UGATE to PHASE) <400ns Pulse Width >400ns Pulse Width	-5 ~ V _{BOOT} +0.3 -0.3 ~ V _{BOOT} +0.3	V
	LGATE/OCSET Voltage (LGATE to GND) <400ns Pulse Width >400ns Pulse Width	-5 ~ V _{CC} +0.3 -0.3 ~ V _{CC} +0.3	V
Vphase	PHASE Voltage (PHASE to GND) <400ns Pulse Width >400ns Pulse Width	-5 ~ 32 -1 ~ 25	V
TJ	Maximum Junction Temperature	150	°C
T _{STG}	Storage Temperature	-65 ~ 150	°C
T _{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Thermal Resistance -Junction to Ambient (Note 2) TDFN3x3-10	55	°C/W

Note 2: θ_{JA} is measured with the component mounted on a high effective the thermal conductivity test board in free air. The exposed pad of package is soldered directly on the PCB.

Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
V _{IN}	Converter Input Voltage	3 ~ 25	V
V _{cc}	VCC Supply Voltage	4.5 ~ 5.5	V
V _{OUT}	Converter Output Voltage	0.5 ~ 3.3	V
I _{OUT}	Converter Output Current	0 ~ 25	А
T _A	Ambient Temperature	-40 ~ 85	°C
TJ	Junction Temperature	-40 ~ 125	°C

Note 3 : Refer to the typical application circuit.

Electrical Characteristics

Refer to the typical application circuits. These specifications apply over $V_{cc} = 5V$, and $T_{A} = -40 \sim 85^{\circ}$ C, unless otherwise specified. Typical values are at $T_{A} = 25^{\circ}$ C.

Symbol	Paramatar	Tast Conditions		APW7199		Unit
Symbol	Falanielei	Test Conditions	Min.	Тур.	Max.	Onit
SUPPLY C	URRENT					
I _{VCC-PWM}	VCC Input Bias Current	UGATE and LGATE Open	-	400	500	μA
I _{VCC-PFM}	VCC Input Bias Current	UGATE and LGATE Open	-	350	450	μA
I _{VCC_SHDN}	VCC Shutdown Current	$V_{EN/EXTREF} = 0V$	-	-	7	μA
REFEREN	CE VOLTAGE					
V _{REF}	Reference Voltage		-	0.5	-	V
	Regulation Accuracy	$T_A = -40^{\circ}C \sim 85^{\circ}C, I_{OUT} = 0 \sim 20A$	-0.6	-	+0.6	%
	Line and Load Regulation	$0A < I_{OUT} < 20A; 4V < V_{CC} < 5.5V$	-0.2	-	+0.2	%
I _{FB}	FB Input Bias Current	V _{FB} = 0.5V	-0.5	-	0.5	μA
PWM CON	TROLLER					
T _{ON(MIN)}	Minimum On Time of UGATE	Over-Temperature and V _{CC}	-	100	-	ns
T _{OFF(MIN)}	Minimum Off Time of UGATE	Over-Temperature and V _{CC}	-	300	-	ns
T _{ss}	Internal Soft-Start Time		1	1.5	2	ms
	VOUT Pin Input Impedance		-	130	-	kΩ
	VOUT Discharge Resistance		-	20	32	Ω
	Zero Crossing Voltage Threshold		-3	0	+3	mV
	PWM to PFM Debounce Time		-	20	-	μs
	PFM to PWM Debounce Time		-	20	-	μs



Electrical Characteristics (Cont.)

Refer to the typical application circuits. These specifications apply over $V_{cc} = 5V$, and $T_{A} = -40 \sim 85^{\circ}$ C, unless otherwise specified. Typical values are at $T_{A} = 25^{\circ}$ C.

Symbol	hol Parameter Test Conditions		APW7199		Unit		
Symbol	Farameter	Test Conditions	Min.	Тур.	Max.		
GATE DRI	VER						
	UGATE Source Resistance	$V_{BOOT} = 5V, V_{BOOT} - V_{UGATE} = 0.5V$	-	1.5	3	Ω	
	UGATE Sink Resistance	$V_{BOOT} = 5V, V_{UGATE} - V_{PHASE} = 0.5V$	-	1	2	Ω	
	LGATE Source Resistance	$V_{CC} = 5V, V_{CC} - V_{LGATE} = 0.5V$	-	1.5	3	Ω	
	LGATE Sink Resistance	$V_{CC} = 5V$, $V_{LGATE} - V_{GND} = 0.5V$	-	0.8	1.5	Ω	
	Dead Time	(Note 4)	20	25	40	ns	
BOOTSTR	AP DIODE				_		
V _F	Forward Voltage	V_{CC} - $V_{BOOT-GND}$, $I_F = 5mA$	-	0.8	1	V	
I _R	Reverse Leakage	$\label{eq:VBOOT-GND} \begin{array}{l} V_{\text{BOOT-GND}} = 30 \text{V}, \ V_{\text{PHASE}} = 25 \text{V}, \\ V_{\text{CC}} = 5 \text{V} \end{array}$	-	-	0.5	μΑ	
VCC POW	ER-ON-RESET (POR) THRESHOL	D					
V _{VCC_THR}	Rising VCC POR Threshold Voltage		4.05	4.2	4.35	V	
	VCC POR Hysteresis		0.1	0.2	0.3	V	
OSCILLAT	ÖR	•					
Fsw	Switching Frequency in PWM Mode	DC Output Current, V_{CC} = 4.5V ~ 5.5V	270	300	330	kHz	
	Minimum Ultrasonic Operating Frequency	V _{CC} = 4.5V ~ 5.5V	20	25	-	kHz	
CONTROL	INPUTS						
	PWM Converter Shutdown Threshold	V _{EN/EXTREF} Falling	-	-	0.4	V	
	External Reference Voltage Input Range	V _{REF} = V _{EN/EXTREF}	0.5	-	2.5	V	
	Internal Reference Enable Threshold	V_{REF} = 0.5V (typical), $V_{EN/EXTREF}$ Rising	2.75	-	-	V	
	EN/EXTREF Leakage Current	$V_{EN/EXTREF} = 0V$	-0.1	-	0.1	μA	
	Maximum Voltage Slew Rate of V_{REF}	External reference voltage used, $V_{REF} = V_{EN/EXTREF}$	8	-	-	mV/μs	
POWER O	K INDICATOR (POK)						
		V _{FB} is from low to target value (POK Goes High)	91	95	99	%	
V _{POK}	POK Threshold	~3µs noise filter, V _{FB} Falling (POK Goes Low)	65	70	75	%	
		~3µs noise filter, V _{FB} Rising (POK Goes Low)	120	125	130	%	
I _{POK}	POK Leakage Current	V _{POK} = 5V	-	0.1	1.0	μA	
V _{POK}	POK Output Low Voltage	I _{POK} = -4mA	-	0.5	1	V	
PROTECT	IONS						
IOCSET	IOCSET Source Current	IOCSET Sourcing	9	10	11	μA	
V _{OCP_MAX}	Built-in Maximum OCP Voltage		230	250	270	mV	



Electrical Characteristics (Cont.)

Refer to the typical application circuits. These specifications apply over V_{c} = 5V, and T_{A} = -40 ~ 85°C, unless otherwise specified. Typical values are at T_{A} = 25°C.

Symbol	Devemeter	Test Conditions		APW7199		l Imit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
PROTECT	IONS (CONT.)					
V _{UV}	Under-Voltage Protection Threshold		65	70	75	%
	Under-Voltage Protection Debounce Interval		-	2	-	μs
V _{OVR}	Over-Voltage Protection Rising Threshold		120	125	133	%
	Over-Voltage Protection Falling Threshold		100	105	110	%
	Over-Voltage Protection Debounce Interval		-	2	-	μs
T _{OTR}	Over-Temperature Protection Rising Threshold (Note 4)		-	150	-	°C
	Over-Temperature Protection Hysteresis ^(Note 4)		-	20	-	°C

Note4: Guaranteed by design.

APW7199





Typical Operating Characteristics

Copyright © ANPEC Electronics Corp. Rev. A.3 - Aug., 2010



10

15

www.anpec.com.tw

20

25



Typical Operating Characteristics (Cont.)





Operating Waveforms

Refer to the typical application circuit. The test condition is V_{IN} =19V, T_A =25°C unless otherwise specified.



CH1: $V_{EN/EXTREF}$, 5V/Div, DC CH2: V_{OUT} , 1V/Div, DC CH3: V_{PHASE} , 20V/Div, DC CH4: V_{POK} , 5V/Div, DC TIME: 5ms/Div

Enable Before End of Soft-Stop



 $\begin{array}{l} {\rm CH1:}\; {\rm V}_{\rm EN/EXTREF},\; 5{\rm V/Div},\; {\rm DC}\\ {\rm CH2:}\; {\rm V}_{\rm OUT},\; 1{\rm V/Div},\; {\rm DC}\\ {\rm CH3:}\; {\rm V}_{\rm PHASE},\; 20{\rm V/Div},\; {\rm DC}\\ {\rm CH4:}\; {\rm V}_{\rm POK},\; 5{\rm V/Div},\; {\rm DC}\\ {\rm TIME:}\; 1{\rm ms/Div}\\ \end{array}$



CH1: $V_{\text{EN/EXTREF}}$, 5V/Div, DC CH2: V_{OUT} , 1V/Div, DC CH3: V_{PHASE} , 20V/Div, DC CH4: V_{POK} , 5V/Div, DC TIME: 10µs/Div

Shutdown with Soft-Stop at No Load



 $\begin{array}{l} \mbox{CH1: } V_{\rm EN/EXTREF}, \mbox{5V/Div, DC} \\ \mbox{CH2: } V_{\rm OUT}, \mbox{1V/Div, DC} \\ \mbox{CH3: } V_{\rm PHASE}, \mbox{20V/Div, DC} \\ \mbox{CH4: } V_{\rm POK}, \mbox{5V/Div, DC} \\ \mbox{TIME: 20ms/Div} \end{array}$

8



Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN} =19V, T_A =25°C unless otherwise specified.



 $\begin{array}{l} \text{CH1: } V_{\text{PHASE}}, 20\text{V/Div, DC} \\ \text{CH2: } V_{\text{LGATE}}, 5\text{V/Div, DC} \\ \text{CH3: } V_{\text{OUT}}, 50\text{mV/Div, AC} \\ \text{CH4: } I_{\text{OUT}}, 10\text{A/Div, DC} \\ \text{TIME: } 10\mu\text{s/Div} \end{array}$



 $\begin{array}{l} {\rm CH1:} \ {\rm V}_{\rm PHASE},\ 20{\rm V}/{\rm Div},\ {\rm DC}\\ {\rm CH2:} \ {\rm V}_{\rm LGATE},\ 5{\rm V}/{\rm Div},\ {\rm DC}\\ {\rm CH3:} \ {\rm V}_{\rm OUT},\ 50{\rm mV}/{\rm Div},\ {\rm AC}\\ {\rm CH4:} \ {\rm I}_{\rm OUT},\ 10{\rm A}/{\rm Div},\ {\rm DC}\\ {\rm TIME:}\ 10{\rm \mu s}/{\rm Div} \end{array}$



CH1: V_{PHASE} , 20V/Div, DC CH2: V_{LGATE} , 5V/Div, DC CH3: V_{OUT} , 1V/Div, DC CH4: I_{L} , 10A/Div, DC TIME: 20 μ s/Div



Copyright © ANPEC Electronics Corp.



Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN} =19V, T_A =25°C unless otherwise specified.

Operating at ULTRASONIC Mode



 $\begin{array}{l} \text{CH1: } V_{\text{PHASE}}, \ 10 \text{V/Div}, \ \text{DC} \\ \text{CH2: } V_{\text{LGATE}}, \ 5 \text{V/Div}, \ \text{DC} \\ \text{CH3: } V_{\text{OUT}}, \ 50 \text{mV/Div}, \ \text{AC} \\ \text{CH4: } I_{\text{L}}, \ 5 \text{A/Div}, \ \text{DC} \\ \text{TIME: } 10 \mu \text{s/Div} \end{array}$

Operating at PFM Mode



 $\begin{array}{l} \text{CH1: } V_{\text{PHASE}}, 10\text{V/Div, DC} \\ \text{CH2: } V_{\text{LGATE}}, 5\text{V/Div, DC} \\ \text{CH3: } V_{\text{OUT}}, 50\text{mV/Div, AC} \\ \text{CH4: } I_L, 5\text{A/Div, DC} \\ \text{TIME: } 2\mu\text{s/Div} \end{array}$



 $\begin{array}{l} \text{CH1: } V_{\text{PHASE}}, 10\text{V/Div, DC} \\ \text{CH2: } V_{\text{LGATE}}, 5\text{V/Div, DC} \\ \text{CH3: } V_{\text{OUT}}, 50\text{mV/Div, AC} \\ \text{CH4: } I_{\text{L}}, 5\text{A/Div, DC} \\ \text{TIME: } 2\mu\text{s/Div} \end{array}$



Pin Description

PIN		EUNCTION		
NO.	NAME	FUNCTION		
1	BOOT	This pin provides ground referenced bias voltage to the high-side MOSFET driver. A bootstrap circuit with a diode connected to 5V is used to create a voltage suitable to drive a logic-level N-channel MOSFET.		
2	UGATE	Connect this pin to the high-side N-channel MOSFET's gate. This pin provides gate drive for the high-side MOSFET.		
3	PHASE	The pin provides return path for the high-side MOSFET driver's pull-low current. Connect this pin to the high-side MOSFET's source.		
4	GND	The GND terminal provides return path for the IC's bias current and the low-side MOSFET driver's pull-low current. Connect the pin to the system ground via very low impedance layout on PCBs.		
5	LGATE/OCSET	Low-side Gate Driver Output and Over-Current Setting Input. This pin is the gate driver for low-side MOSFET.		
6	VCC	Connect this pin to a 5V supply voltage. This pin provides bias supply for the control circuitry and the low-side MOSFET driver. The voltage at this pin is monitored for the Power-On-Reset (POR) purpose. Decoupling capacitor (4.7 μ F) be connected to GND for noise decoupling.		
7	FB	Output Voltage Feedback pin. This pin is connected to the resistive divider that set the desired output voltage. The POK, UVP, and OVP circuits detect this signal to report output voltage status.		
8	VOUT	The VOUT pin makes a direct measurement of the converter output voltage. The VOUT pin should be connected to the top feedback resistor at the converter output.		
9	РОК	POK is an open drain output used to indicate the status of the output voltage. Connect the POK pin to +5V through a pull-high resistor.		
10	EN/EXTREF	Enable/Shutdown Pin or External Reference Selection of The PWM Controller.		

APW7199



Block Diagram



APW7199



Typical Application Circuit





Function Description

Constant-On-Time PWM Controller with Input Feed-Forward

The constant-on-time control architecture is a pseudofixed frequency with input voltage feed-forward. This architecture relies on the output filter capacitor 's effective series resistance (ESR) to act as a current-sense resistor so the output ripple voltage provides the P WM ramp signal. In PFM operation, the high-side switch on-time controlled by the on-time generator is determined solely by a one-shot whose pulse width is inversely proportional to the input voltage and directly proportional to the output voltage. In P WM operation, the high-side switch on-time is determined by a switching frequency control circuit in the on-time generator block.

The switching frequency control circuit senses the switching frequency of the high-side switch and keeps regulating it at a constant frequency in PWM mode. The design improves the frequency variation and is more outstanding than a conventional constant-on-time controller, which has large switching frequency variation over input voltage, output current, and temperature. Both in PFM and PWM, the on-time generator, which senses input voltage on PHASE pin, provides very fast on-time response to input line transients.

Another one-shot sets a minimum off-time (typical: 300ns). The on-time one-shot is triggered if the error comparator is high, the low-side switch current is below the current-limit threshold, and the minimum off-time one-shot has timed out.

Pulse-Frequency Modulation (PFM)

In PFM mode, an automatic switchover to pulse-frequency modulation (PFM) takes place at light loads. This switchover is affected by a comparator that truncates the low-side switch on-time at the inductor current zero crossing. This mechanism causes the threshold between PFM and PWM operation to coincide with the boundary between continuous and discontinuous inductor-current operation (also known as the critical conduction point). The on-time of PFM is given by:

$$T_{ON-PFM} = \frac{1}{F_{SW}} \times \frac{V_{OUT}}{V_{IN}}$$

Where ${\rm F}_{_{\rm SW}}$ is the nominal switching frequency of the converter in PWM mode.

The load current at handoff from PFM to P WM mode is given by:

$$\begin{split} I_{LOAD(PFMtoPWM)} = & \frac{1}{2} \times \frac{V_{IN} - V_{OUT}}{L} \times T_{ON-PFM} \\ = & \frac{V_{IN} - V_{OUT}}{L} \times \frac{1}{F_{SW}} \times \frac{V_{OUT}}{V_{IN}} \end{split}$$

In this case, APW7199 operates in ultrasonic mode with PFM when the load is zero. The ultrasonic mode is illustrated as below description.

Ultrasonic Mode

The ultrasonic mode activates an unique PFM mode with a minimum switching frequency of 20kHz. The minimum frequency 20kHz of ultrasonic mode eliminates audiofrequency interference in light load condition. It will transit to unique PFM mode when output loading makes the frequency bigger than ultrasonic frequency. In ultrasonic mode, the controller automatically transits to fixed-frequency PWM operation when the load reaches the same critical conduction point (I LOAD(PFM to PWM)). When the controller detects that no switching has occurred within about 40 µs (Typical), an ultrasonic pulse will be occurred. The ultrasonic controller turns on the low-side MOSFET firstly to reduce the output voltage. After feedback voltage drops below the internal reference voltage, the controller turns off the low-side MOSFET and triggers a constant-on-time. When the constant-on-time has expired, the controller turns on the low-side MOSFET again until the inductor current is below the zero-crossing threshold. The behavior is the same as PFM mode.

Power-On-Reset (POR)

A Power-On-Reset (POR) function is designed to prevent wrong logic controls when the VCC voltage is low. The POR function continually monitors the bias supply voltage on the VCC pin if at least one of the enable pins is set high. When the rising VCC voltage reaches the rising POR voltage threshold (4.2V, typical), the POR signal goes high and the chip initiates soft-start operations. When this voltage drops lower than 4.0V (typical), the POR disables the chip.



Function Description (Cont.)

EN/EXTREF Pin Control

The voltage (V_{EN/EXTREF}) applied to EN/EXTREF pin selects either enable-shutdown or adjustable external reference. When V_{EN/EXTREF} is above the EN high threshold (2.75V, typical), the PWM is enabled. When V_{EN/EXTREF} is from 0.5V to 2.5V, the output voltage can be programmed as same as V_{EN/EXTREF} voltage. When V_{EN/EXTREF} is below the EN low threshold (0.4V, typical), the chip is in the shutdown and only low leakage current is taken from VCC. The slew rate of V_{EN/EXTREF} must be faster than 0.5V/µs to avoid wrong output voltage.

Digital Soft-Start

The APW7199 integrates digital soft-start circuits to ramp up the output voltage of the converter to the programmed regulation setpoint at a predictable slew rate. The slew rate of output voltage is internally controlled to limit the inrush current through the output capacitors during softstart process. The figure 1 shows soft-start sequence. When the EN/EXTREF pin is pulled above the rising EN threshold voltage, the V_{OCSET} voltage is equal to 10 μ A x R_{OCSET}. When VCC rising POR threshold is triggered, the device starts to sample and hold the current-limit setting threshold. The sample time is as below:

 $[I_{OCSET}(\mu A) \times R_{OCSET}(k\Omega) \times 4.0 + 70] \mu s.$

When current-limit setting action has finished, the device initiates a soft-start process to ramp up the output voltage. The soft-start interval, T_{ss} , is about 1.5ms (typical value).



Figure 1. Soft-Start Sequence

During soft-start stage before the POK pin is ready, the under-voltage protection is prohibited. The over-voltage and over-current protection functions are enabled. If the output capacitor has residue voltage before start-up, both low-side and high-side MOSFETs are in off-state until the internal digital soft-start voltage is equal to the γ_B voltage. This will ensure that the output voltage starts from its existing voltage level.

In the event of under-voltage or shutdown, the chip enables the soft-stop function. The soft-stop function discharges the output voltages to the GND through an internal 20Ω switch. Cycling the EN/EXTREF enable signal or VCC power-on-reset signal can reset the latch.

Power OK Indicator

The APW7199 features an open-drain POK pin to indicate output regulation status. In normal operation, when the output voltage rises 95% of its target value, the POK goes high. When the output voltage outruns 70% or 125% of the target voltage, POK signal will be pulled low immediately.

Since the FB pin is used for both feedback and monitoring purposes, the output voltage deviation can be coupled directly to the FB pin by the capacitor in parallel with the voltage divider as shown in the typical applications. In order to prevent false POK from dropping, capacitors need to parallel at the output to confine the voltage deviation with severe load step transient and the POK comparator has a built-in 3 μ s noise filter.

Under-Voltage Protection (UVP)

In the operational process, if a short-circuit occurs, the output voltage will drop quickly. When load current is bigger than current-limit threshold value, the output voltage will fall out of the required regulation range. The undervoltage protection circuit continually monitors the V_{FB} after soft-start is completed. If a load step is strong enough to pull the output voltage lower than the under-voltage threshold, the device starts to soft-stop process to shut down the output gradually. The under-voltage threshold is 70% of the normal output voltage. The under-voltage comparator has a built-in 2µs noise filter to prevent the chip from wrong UVP shutdown caused by noise. Cycling the EN/EXTREF enable signal or VCC power-on-reset signal can reset the latch.



Function Description (Cont.)

Over-Voltage Protection (OVP)

The over-voltage function monitors the output voltage by the FB pin. When the FB voltage increases over 125% of the reference voltage due to the high-side MOSFET failure or for other reasons, the over-voltage protection comparator designed with a 2µs noise filter will force the lowside MOSFET gate driver fully turn on. This action actively pulls down the output voltage. When the FB voltage decreases below 105%, the OVP comparator is disengaged and both high-side and low-side drivers turn off. This OVP scheme only clamps the voltage overshoot, and does not invert the output voltage when otherwise activated with a continuously high output from low-side MOSFET driver. Its a common problem for OVP schemes with a latch. Once an over-voltage fault condition is set, it can only be reset by toggling EN/EXTREF or VCC poweron-reset signal.

Current-Limit

The current-limit circuit employs a "valley" current-sensing algorithm (See Figure 2). The APW7199 uses the low-side MOSFET $R_{DS(ON)}$ of the synchronous rectifier as a current-sensing element. If the magnitude of the current-sense signal at PHASE pin is above the current-limit threshold, the PWM is not allowed to initiate a new cycle. The actual peak current is greater than the current-limit threshold by an amount equal to the inductor ripple current. Therefore, the exact current-limit characteristic and maximum load capability are the functions of the sense resistance, inductor value, and input voltage.



A resistor (R_{OCSET}), connected from the LGATE/OCSET to GND, programs the current-limit threshold. Before the IC initiates a soft-start process, an internal current source, I_{OCSET} (10µA typical), flowing through the R_{OCSET} develops a voltage (V_{OCSET}) across the R_{OCSET}. The device holds V_{OCSET} and stops the current source, I_{OCSET}, during normal operation. The relationship between the sampled voltage V_{OCSET} and the current-limit threshold I_{LIMT} is given by:

$$10\mu A \times R_{OCSET} = I_{LIMIT} \times R_{DS(ON)}$$

 $\mathbf{I}_{\text{LIMIT}}$ can be expressed as \mathbf{I}_{OUT} minus half of peak-to-peak inductor current.

The APW7199 has an internal current-limit voltage (V_{OCSET_MAX}) , and the value is 0.25V typicaWhen the R_{OCSET} x I_{OCSET} exceeds 0.25V or the R_{OCSET} is floating or not connected, the over current threshold will be the internal default value 0.25V.

The PCB layout guidelines should ensure that noise and DC errors do not corrupt the current-sense signals at PHASE. Place the hottest power MOSEF Ts as close to the IC as possible for best thermal coupling. When combined with the under-voltage protection circuit, this current-limit method is effective in almost every circumstance.

Over-Temperature Protection (OTP)

When the junction temperature increases above the rising threshold temperature TOTR, the IC will enter the over-temperature protection state that suspends the PWM, which forces the UG ATE and LGATE gate drivers output low. The thermal sensor allows the converters to start a start-up process and regulate the output voltage again after the junction temperature cools by 20°C. The OTP is designed with a 20°C hysteresis to lower the average T_J during continuous thermal overload conditions, which increases lifetime of the APW7199.

Copyright © ANPEC Electronics Corp. Rev. A.3 - Aug., 2010



Application Information

Output Voltage Setting

The output voltage is adjustable from 0.5V to 3.3V with a resistor-divider connected with FB, GND, and converter's output. The voltage ($V_{EN/EXTREF}$) applied to EN/EXTREF pin selects adjustable external reference from 0.5V to 2.5V. Using 1% or better resistors for the resistor-divider is recommended. The output voltage is determined by:

$$V_{OUT} = 0.5 \times \left(1 + \frac{R_{TOP}}{R_{GND}}\right)$$

Where 0.5 is the reference voltage, $R_{_{TOP}}$ is the resistor connected from converter's output to FB, and $R_{_{GND}}$ is the resistor connected from FB to GND. Suggested $R_{_{GND}}$ is in the range from 1K to 20k Ω . To prevent stray pickup, locate resistors $R_{_{TOP}}$ and $R_{_{GND}}$ close to APW7199. Similarly, when $V_{_{EN/EXTREF}}$ is from 0.5V to 2.5V, the output voltage can be programmed as same as $V_{_{EN/EXTREF}}$ voltage.

Output Inductor Selection

The duty cycle (D) of a buck converter is the function of the input voltage and output voltage. Once an output voltage is fixed, it can be written as:

$$\mathsf{D} = \frac{\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{IN}}}$$

The inductor value (L) determines the inductor ripple current, I_{RIPPLE} , and affects the load transient response. Higher inductor value reduces the inductor 's ripple current and induces lower output ripple voltage. The ripple current and ripple voltage can be approximated by:

$$\mathsf{IRIPPLE} = \frac{\mathsf{VIN} - \mathsf{VOUT}}{\mathsf{Fsw} \times \mathsf{L}} \times \frac{\mathsf{VOUT}}{\mathsf{VIN}}$$

Where F_{sw} is the switching frequency of the regulator. Although the inductor value and frequency are increased and the ripple current and voltage are reduced, a tradeoff exists between the inductor's ripple current and the regulator load transient response time.

A smaller inductor will give the regulator a faster load transient response at the expense of higher ripple current. Increasing the switching frequency (F_{sw}) also reduces the ripple current and voltage, but it will increase the switching loss of the MOSFE Ts and the power dissipation of the converter. The maximum ripple current occurs at the maximum input voltage. A good starting point is to

choose the ripple current to be approximately 30% of the maximum output current. Once the inductance value has been chosen, selecting an inductor which is capable of carrying the required peak current without going into saturation. In some types of inductors, especially core that is made of ferrite, the ripple current will increase abruptly when it saturates. This results in a larger output ripple voltage. Besides, the inductor needs to have low DCR to reduce the loss of efficiency.

Output Capacitor Selection

Output voltage ripple, the transient voltage deviation and the stability issue are factors which have to be taken into consideration when selecting an output capacitor. Higher capacitor value and lower ESR reduce the output ripple and the load transient drop. Generally, selecting high performance low ESR capacitors is recommended for switching regulator applications. In addition to high frequency noise related to MOSFET turn-on and turn-off, the output voltage ripple includes the capacitance voltage drop ΔV_{COUT} and ESR voltage drop ΔV_{ESR} caused by the AC peak-to-peak inductor's current. These two voltages can be represented by:

$$\Delta V_{COUT} = \frac{I_{RIPPLE}}{8C_{OUT}F_{SW}}$$
$$\Delta V_{ESR} = I_{RIPPLE} \times RESF$$

These two components constitute a large portion of the total output voltage ripple. In some applications, multiple capacitors have to be paralleled to achieve the desired ESR value. If the output of the converter has to support another load with high pulsating current, more capacitors are needed in order to reduce the equivalent ESR and suppress the voltage ripple to a tolerable level. Nevertheless, the constant-on-time (COT) control architecture relies on the output capacitor 's ESR to act as a current-sense resistor, so the output ripple voltage provides the PWM ramp signal. For stability issue, the output ripple also need to be considered. By stability experiment result, we suggest the feedback ripple is above 25mV when operated in the internal mode and above 40mV when operated in the external mode. To support a load transient that is faster than the switching frequency, more capacitors are needed for reducing



Application Information (Cont.)

Output Capacitor Selection (Cont.)

the voltage excursion during load step change. Another aspect of the capacitor selection is that the total AC current going through the capacitors has to be less than the rated RMS current specified on the capacitors in order to prevent the capacitor from over-heating.

Input Capacitor Selection

The input capacitor is chosen based on the voltage rating and the RMS current rating. For reliable operation, selecting the capacitor voltage rating to be at least 1.3 times higher than the maximum input voltage. The maximum RMS current rating requirement is approximately $I_{out}/2$, where I_{out} is the load current. During power-up, the input capacitors have to handle great amount of surge current. For low-duty notebook appliactions, ceramic capacitor is recommended. The capacitors must be connected between the drain of high-side MOSFET and the source of low-side MOSFET with very low-impeadance PCB layout.

MOSFET Selection

The selection of the N-channel power MOSFETs are determined by the $R_{DS(ON)}$, reversing transfer capacitance (C_{RSS}) and maximum output current requirement. The losses in the MOSFETs have two components: conduction loss and transition loss. For the high-side and low-side MOSFETs, the losses are approximately given by the following equations:

$$\begin{split} \mathsf{P}_{_{high-side}} &= \mathsf{I}_{_{OUT}}\,^2(1+\,TC)(\mathsf{R}_{_{DS(ON)}})\mathsf{D} + (0.5)(\,\,\mathsf{J}_{_{UT}})(V_{_{IN}})(\,\,t_{_{SW}})\mathsf{F}_{_{SW}}\\ \mathsf{P}_{_{Iow-side}} &= \mathsf{I}_{_{OUT}}\,^2(1+\,TC)(\mathsf{R}_{_{DS(ON)}})(1\text{-}\mathsf{D}) \end{split}$$

Where

I_{out} is the load current

TC is the temperature dependency of R $_{\text{DS(ON)}}$

 F_{sw} is the switching frequency

t_{sw} is the switching interval

D is the duty cycle

Note that both MOSFE Ts have conduction losses while the high-side MOSFET includes an additional transition loss. The switching interval, t_{SW}, is the function of the reverse transfer capacitance C_{RSS}. The (1+TC) term is a factor in the temperature dependency of the R_{DS(ON)} and can be extracted from the "R_{DS(ON)} vs. Temperature" curve of the power MOSFET.

Layout Consideration

In any high switching frequency converter, a correct layout is important to ensure proper operation of the regulator. With power devices switching at higher frequency, the resulting current transient will cause voltage spike across the interconnecting impedance and parasitic circuit elements. As an example, consider the turn-off transition of the P WM MOSFET. Before turn-off condition, the MOSFET is carrying the full load current. During turn-off, current stops flowing in the MOSFET and is freewheeling by the low side MOSFET and parasitic diode. Any parasitic inductance of the circuit generates a large voltage spike during the switching interval. In general, using short and wide printed circuit traces should minimize interconnecting impedances and the magnitude of voltage spike. Besides, signal and power grounds are to be kept separating and finally combined using ground plane construction or single point grounding. Figure 3 illustrates the layout, with bold lines indicating high current paths; these traces must be short and wide. Components along the bold lines should be placed lose together. Below is a checklist for your layout:

• Keep the switching nodes (UGATE, LGATE/OCSET, BOOT, and PHASE) away from sensitive small signal nodes since these nodes are fast moving signals. Therefore, keep traces to these nodes as short as possible and there should be no other weak signal traces in parallel with theses traces on any layer.

• The signals going through theses traces have both high dv/dt and high di/dt with high peak charging and discharging current. The traces from the gate drivers to the MOSFETs (UGATE and LGATE/OCSET) should be short and wide.

• Place the source of the high-side MOSFET and the drain of the low-side MOSFET as close as possible. Minimizing the impedance with wide layout plane between the two pads reduces the voltage bounce of the node. In addition, the large layout plane between the drain of the MOSFETs ($V_{\rm IN}$ and PHASE nodes) can get better heat sinking.

• Decoupling capacitors, the resistor-divider, and boot capacitor should be close to their pins. (For example, place the decoupling ceramic capacitor close to the drain of the high-side MOSFET as close as possible.)



Application Information (Cont.)

Layout Consideration (Cont.)

• The input bulk capacitors should be close to the drain of the high-side MOSFET, and the output bulk capacitors should be close to the loads. The input capacitor's ground should be close to the grounds of the output capacitors and low-side MOSFET.

• Locate the resistor-divider close to the FB pin to minimize the high impedance trace. In addition, FB pin traces can't be close to the switching signal traces (UG ATE, LGATE/OCSET, BOOT, and PHASE).

• The R_{OCSET} resistance should be placed near the IC as close as possible.



Figure 3.

APW7199



Package Information

TDFN3x3-10



Ş	TDFN3x3-10				
Å	MILLIM	MILLIMETERS		HES	
6	MIN.	MAX.	MIN.	MAX.	
A	0.70	0.80	0.028	0.031	
A1	0.00	0.05	0.000	0.002	
A3	0.20 REF		0.00	8 REF	
b	0.18	0.30	0.007	0.012	
D	2.90	3.10	0.114	0.122	
D2	2.20	2.70	0.087	0.106	
E	2.90	3.10	0.114	0.122	
E2	1.40	1.75	0.055	0.069	
е	0.50 BSC		0.02	0 BSC	
L	0.30	0.50	0.012	0.020	
К	0.20		0.008		

Note : 1. Followed from JEDEC MO-229 VEED-5.



Carrier Tape & Reel Dimensions



Application	Α	Н	T1	С	d	D	W	E1	F
	178.0 £ .00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 ± 0.20	1.75 ± 0.10	3.5 ± 0.05
TDFN3x3-10	P0	P1	P2	D0	D1	Т	A0	B0	K0
	4.0 ±0.10	4.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.35 ±0.20	3.35 ±0.20	1.30 ±0.20

(mm)

Devices Per Unit

Package Type	Unit	Quantity
TDFN3x3-10	Tape & Reel	3000



Taping Direction Information

TDFN3x3-10



Classification Profile





Classification Reflow Profiles (Cont.)

Profile Feature Sn-Pb Eutectic Asser		Pb-Free Assembly		
$\begin{array}{c} \textbf{Preheat \& Soak} \\ \textbf{Temperature min (T_{smin})} \\ \textbf{Temperature max (T_{smax})} \\ \textbf{Time (T_{smin} to T_{smax}) (t_s)} \end{array}$	100 °C 150 °C 60-120 seconds	150 ℃ 200 ℃ 60-120 seconds		
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.		
Liquidous temperature (T_L) Time at liquidous (t_L)	183 °C 60-150 seconds	217 °C 60-150 seconds		
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2		
Time $(t_P)^{**}$ within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds		
Average ramp-down rate (T_p to T_{smax})	6 °C/second max.	6 °C/second max.		
Time 25°C to peak temperature	6 minutes max.	8 minutes max.		
 * Tolerance for peak profile Temperature (T_p) is defined as a supplier minimum and a user maximum. ** Tolerance for time at peak profile temperature (t_p) is defined as a supplier minimum and a user maximum. 				

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ ³ 350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C
РСТ	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA



Customer Service

Anpec Electronics Corp.

Head Office : No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan Tel : 886-3-5642000 Fax : 886-3-5642050

Taipei Branch : 2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan Tel : 886-2-2910-3838 Fax : 886-2-2917-3838