

13-15.5GHz Power Amplifier

GaAs Monolithic Microwave IC in SMD leadless package

Description

The CHA6252-QFG is a four stages monolithic GaAs high power circuit that produces more than 2 Watt output power.

It is designed for commercial communication systems.


The circuit is manufactured with a pHEMT process, 0.5µm gate length.



Main Features

- Broadband performances: 13-15.5GHz
- 22dB Linear Gain
- 32.5dBm output power @1dB comp.
- 41dBm output TOI
- 22% PAE @1dB compression
- DC bias: Vd=7Volt @ Id=1.1A
- 32L-QFN5x5

Output power at 1dB comp.



Main Electrical Characteristics

Tamb.= +25°C

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	13		15.5	GHz
Gain	Linear Gain		22		dB
OTOI	Output TOI		41.0		dBm
Pout	Output Power @1dB comp.		32.5		dBm

Electrical Characteristics

Tamb.= +25°C, Vd = +7.0V

Symbol	Parameter	Min	Typ	Max	Unit
Freq	Frequency range	13		15.5	GHz
Gain	Linear Gain		22		dB
G_T	Linear gain variation versus Temp		-0.05		dB/°C
RL_in	Input Return Loss		-18		dB
RL_out	Output Return Loss		-11		dB
OP1dB	Output power @1dB compression point		32.5		dBm
Psat	Saturated output power		35		dBm
TOI	Output TOI @10 dB back off of OP1dB		41		dBm
PAE	Power added efficiency @1dB compression		22		%
Idq	Quiescent Drain current		1.1		A
Vg	Gate voltage		-0.45		V

These values are representative of onboard measurements as defined on the drawing in paragraph "Evaluation mother board".

Absolute Maximum Ratings ⁽¹⁾

Tamb.= +25°C

Symbol	Parameter	Values	Unit
Vd	Drain bias voltage	7.5V	V
Id	Drain bias current	2	A
Vg	Gate bias voltage	-2 to +0	V
Pin	Input continuous power	15	dBm
Tj	Junction temperature ⁽²⁾	175	°C
Ta	Operating temperature range	-40 to +85	°C
Tstg	Storage temperature range	-55 to +150	°C

⁽¹⁾ Operation of this device above any one of these parameters may cause permanent damage.

Typical Bias Conditions

Tamb.= +25°C

Symbol	Pad N°	Parameter	Values	Unit
VDx	15, 26, 28, 30, 32	DC Drain voltage	7	V
VGx	9, 10, 12, 14	DC Gate voltage tuned for Idq= 1.1A	-0.45	V

Device thermal performances

All the figures given in this section are obtained assuming that the QFN device is cooled down only by conduction through the package thermal pad (no convection mode considered). The temperature is monitored at the package back-side interface (Tcase) as shown below. The system maximum temperature must be adjusted in order to guarantee that Tcase remains below the maximum value specified in the next table. So, the system PCB must be designed to comply with this requirement.



A derating must be applied on the dissipated power if the Tcase temperature cannot be maintained below the maximum temperature specified (see the curve Pdiss. Max) in order to guarantee the nominal device life time (MTTF).

DEVICE THERMAL SPECIFICATION : CHA6252-QFG	
Recommended max. junction temperature (Tj max)	: 152 °C
Junction temperature absolute maximum rating	: 175 °C
Max. continuous dissipated power (Pdiss. Max.)	: 7.7 W
=> Pdiss. Max. derating above Tcase ⁽¹⁾ = 85 °C	: 115 mW/°C
Junction-Case thermal resistance (Rth J-C) ⁽²⁾	: <8 °C/W
Minimum Tcase operating temperature ⁽³⁾	: -40 °C
Maximum Tcase operating temperature ⁽³⁾	: 85 °C
Minimum storage temperature	: -55 °C
Maximum storage temperature	: 150 °C

(1) Derating at junction temperature constant = Tj max.

(2) Rth J-C is calculated for a worst case considering the **hottest junction** of the MMIC and all the devices biased.

(3) Tcase=Package back side temperature measured under the die-attach-pad (see the drawing below).




6.4

Typical Board Measurements


Tamb.= +25°C, Vd = +7.0V, Idq = 1.1A

Measurement in the plan of the connectors, using the proposed land pattern & board, as defined in paragraph "Evaluation mother board"

Linear Gain & Return Loss versus frequency



Linear Gain versus frequency & temperature




Typical Board Measurements


Tamb.= +25°C, Vd = +7.0V, Idq = 1.1A

Measurement in the QFN access plans, using the proposed land pattern & board, as defined in paragraph "Evaluation mother board"

Output power at 1 dB compression




Power Added Efficiency at 1 dB compression




Typical Board Measurements

Tamb.= +25°C, Vd = +7.0V, Idq = 1.1A

Drain current at 1 dB compression




Output TOI (dBm) at two Pout/Tone




Typical Board Measurements

Tamb.= +25°C, Vd = +7.0V, Idq = 1.1A

Output C/I3 (dBc) versus Pout / 2 Tones



Package outline ⁽¹⁾




Matt tin, Lead Free (Green)	1- Nc	12- G3	23- Nc
Units : mm	2- Nc	13- Nc	24- Nc
From the standard : JEDEC MO-220 (VHHD)	3- Nc	14- G4	25- Gnd ⁽²⁾
	4- Gnd ⁽²⁾	15- D4	26- D4
33- GND	5- RF IN	16- Gnd ⁽²⁾	27- Nc
	6- Gnd ⁽²⁾	17- Nc	28- D3
	7- Nc	18- Nc	29- Nc
	8- Nc	19- Gnd ⁽²⁾	30- D2
	9- G1	20- RF OUT	31- Gnd ⁽²⁾
	10- G2	21- Gnd ⁽²⁾	32- D1
	11- Gnd ⁽²⁾	22- Nc	

⁽¹⁾ The package outline drawing included to this data-sheet is given for indication. Refer to the application note AN0017 (<http://www.ums-gaas.com>) for exact package dimensions.

⁽²⁾ It is strongly recommended to ground all pins marked "Gnd" through the PCB board. Ensure that the PCB board is designed to provide the best possible ground to the package.


Evaluation mother board

- Compatible with the proposed footprint.
- Based on typically Ro4003 / 8mils or equivalent.
- Using a micro-strip to coplanar transition to access the package.
- Recommended for the implementation of this product on a module board. Module should be designed to dissipate around 7.7W
- First decoupling network is done with 100pF capacitors, second decoupling network is done with 10nF capacitors.
- See application note AN0017 for details.




Notes

Due to ESD protection circuits on RF input, an external capacitance might be requested to isolate the product from external voltage that could be present on the RF access.



The DC connections do not include any decoupling capacitor in package, therefore it is mandatory to provide a good external DC decoupling (100pF & 10nF) on the PC board, as close as possible to the package.

DC Schematic



Recommended package footprint

Refer to the application note AN0017 available at <http://www.ums-gaas.com> for package footprint recommendations.

SMD mounting procedure

For the mounting process standard techniques involving solder paste and a suitable reflow process can be used. For further details, see application note AN0017.

Recommended environmental management

UMS products are compliant with the regulation in particular with the directives RoHS N°2011/65 and REACH N°1907/2006. More environmental data are available in the application note AN0019 also available at <http://www.ums-gaas.com>.

Recommended ESD management

Refer to the application note AN0020 available at <http://www.ums-gaas.com> for ESD sensitivity and handling recommendations for the UMS package products.

Ordering Information

QFN 5x5 RoHS compliant package: CHA6252-QFG/XY
Stick: XY = 20 Tape & reel: XY = 21

Information furnished is believed to be accurate and reliable. However **United Monolithic Semiconductors S.A.S.** assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of **United Monolithic Semiconductors S.A.S.** Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. **United Monolithic Semiconductors S.A.S.** products are not authorised for use as critical components in life support devices or systems without express written approval from **United Monolithic Semiconductors S.A.S.**