FM28V102

1Mbit (64K×16)F-RAM Memory



FEATURES

1Mbit Ferroelectric Nonvolatile RAM

- Organized as 64Kx16
- Configurable as 128Kx8 Using /UB, /LB
- 10¹⁴ Read/Write Cycles
- NoDelayTM Writes
- Page Mode Operation to 33MHz
- Advanced High-Reliability Ferroelectric Process

SRAM Compatible

- Industry Std. 64Kx16 SRAM Pinout
- 60 ns Access Time, 90 ns Cycle Time

Superior to Battery-backed SRAM Modules

- No Battery Concerns
- Monolithic Reliability
- True Surface Mount Solution, No Rework Steps
- Superior for Moisture, Shock, and Vibration

Low Power Operation

- 2.0V 3.6V Power Supply
- Standby Current 120 μA (typ)
- Active Current 7 mA (typ)

Industry Standard Configuration

- Industrial Temperature -40° C to +85° C
- 44-pin "Green"/RoHS TSOP-II package

DESCRIPTION

The FM28V102 is a 64Kx16 nonvolatile memory that reads and writes like a standard SRAM. A ferroelectric random access memory or F-RAM is nonvolatile, which means that data is retained after power is removed. It provides data retention for over 10 years while eliminating the reliability concerns, functional disadvantages, and system design complexities of battery-backed SRAM (BBSRAM). Fast write timing and high write endurance make the F-RAM superior to other types of memory.

In-system operation of the FM28V102 is very similar to other RAM devices and can be used as a drop-in replacement for standard SRAM. Read and write cycles may be triggered by /CE or simply by changing the address. The F-RAM memory is nonvolatile due to its unique ferroelectric memory process. These features make the FM28V102 ideal for nonvolatile memory applications requiring frequent or rapid writes in the form of an SRAM.

The device is available in a 400 mil 44-pin TSOP-II surface mount package. Device specifications are guaranteed over industrial temperature range -40° C to $+85^{\circ}$ C.

Pin Configuration

				_	
<u>—</u>	1	 \supset		\vdash	A5
A4 📙			44	Ħ	A6
A3 🛄	2		43	H	
A2 🔲	3		42	Щ	A7
A1 🔲	4		41	ш	ŌĒ
A0 📖	5		40		ŪB
CE I	6		39		LB
DQ0 🔲	7		38		DQ15
DQ1 🔲	8		37		DQ14
DQ2	9		36		DQ13
DQ3	10		35	\equiv	DQ12
VDD [11		34	Ħ	VSS
vss I	12		33	Ħ	VDD
DQ4	13		32	Ħ	DQ11
DQ4 III				H	
	14		31	H	DQ10
DQ6 I	15		30	Щ	DQ9
DQ7	16		29	ш	DQ8
WE	17		28		/ZZ
vss 🖂	18		27		A8
A15 🔲	19		26		A9
A14 🔲	20		25		A10
A13 🔲	21		24		A11
A12	22		23	Fi	NC
	\subseteq			\mathcal{F}	140

This is a product in the pre-production phase of development. Device characterization is complete and Ramtron does not expect to change the specifications. Ramtron will issue a Product Change Notice if any specification changes are made.






Figure 1. Block Diagram

PIN DESCRIPTION

IN DEGO	III DECORII TION						
Pin Name	Type	Pin Description					
A(15:0)	Input	Address inputs: The 16 address lines select one of 64K words in the F-RAM array. The lowest two address lines A(1:0) may be used for page mode read and write operations.					
/CE	Input	Chip Enable inputs: The device is selected and a new memory access begins on the falling edge of /CE. The entire address is latched internally at this point. Subsequent changes to the A(1:0) address inputs allow page mode operation.					
/WE	Input	Write Enable: A write cycle begins when /WE is asserted. The rising edge causes the FM28V102 to write the data on the DQ bus to the F-RAM array. The falling edge of /WE latches a new column address for page mode write cycles.					
/OE	Input	Output Enable: When /OE is low, the FM28V102 drives the data bus when valid read data is available. Deasserting /OE high tri-states the DQ pins.					
/ZZ	Input	Sleep: When /ZZ is low, the device enters a low power sleep mode for the lowest supply current condition. Since this input is logically AND'd with /CE, /ZZ must be high for normal read/write operation. The /ZZ pin is internally pulled up.					
DQ(15:0)	I/O	Data: 16-bit bi-directional data bus for accessing the F-RAM array.					
/UB	Input	Upper Byte Select: Enables DQ(15:8) pins during reads and writes. These pins are hi-Z if /UB is high. If the user does not perform byte writes and the device is not configured as a 128Kx8, the /UB and /LB pins may be tied to ground.					
/LB	Input	Lower Byte Select: Enables DQ(7:0) pins during reads and writes. These pins are hi-Z if /LB is high. If the user does not perform byte writes and the device is not configured as a 128Kx8, the /UB and /LB pins may be tied to ground.					
VDD	Supply	Supply Voltage					
VSS	Supply	Ground					



Table 1. Functional Truth Table 1,2

/CE	/WE	A(15:2)	A(1:0)	/ZZ	Operation
X	X	X	X	L	Sleep Mode
Н	X	X	X	Н	Standby/Idle
X	X	X	X		
\downarrow	Н	V	V	Н	Read
L	Н	V	V		
L	Н	No Change	Change	Н	Page Mode Read
L	Н	Change	V	Н	Random Read
\downarrow	L	V	V	Н	/CE-Controlled Write ²
L	L	V	V		
L	\downarrow	V	V	Н	/WE-Controlled Write ^{2, 3}
L	\downarrow	No Change	V	Н	Page Mode Write ⁴
\uparrow	X	X	X	Н	Starts Precharge
L	X	X	X		

Notes:


- 1) H=Logic High, L=Logic Low, V=Valid Data, X=Don't Care.
- 2) For write cycles, data-in is latched on the rising edge of /CE or /WE, whichever comes first.
- 3) /WE-controlled write cycle begins as a Read cycle and A(15:2) is latched then.
- 4) Addresses A(1:0) must remain stable for at least 15 ns during page mode operation.

Table 2. Byte Select Truth Table

Table 2. Byte Beleet 11 util 1 able							
/WE	/OE	/LB	/UB	Operation			
Н	Н	X	X	Read; Outputs Disabled			
	X	Н	Н				
Н	L	Н	L	Read upper byte; Hi-Z lower byte			
		L	Н	Read lower byte; Hi-Z upper byte			
		L	L	Read both bytes			
L	X	Н	L	Write upper byte; Mask lower byte			
		L	Н	Write lower byte; Mask upper byte			
		L	L	Write both bytes			

The /UB and /LB pins may be grounded if 1) the system does not perform byte writes and 2) the device is not configured as a 128Kx8.

Simplified Sleep/Standby State Diagram





OVERVIEW

The FM28V102 is a wordwide F-RAM memory logically organized as 65,536 x 16 and accessed using an industry standard parallel interface. All data written to the part is immediately nonvolatile with no delay. The device offers page mode operation which provides higher speed access to addresses within a page (row). An access to a different page requires that either /CE transitions low or the upper address A(15:2) changes.

Memory Operation

Users access 65,536 memory locations, each with 16 data bits through a parallel interface. The F-RAM array is organized as 16,384 rows each having 64 bits. Each row has 4 column locations, which allows fast access in page mode operation. Once an initial address has been latched by the falling edge of /CE, subsequent column locations may be accessed without the need to toggle /CE. When /CE is deasserted high, a precharge operation begins. Writes occur immediately at the end of the access with no delay. The /WE pin must be toggled for each write operation. The write data is stored in the nonvolatile memory array immediately, which is a feature unique to F-RAM called NoDelayTM writes.

Read Operation

A read operation begins on the falling edge of /CE. The falling edge of /CE causes the address to be latched and starts a memory read cycle if /WE is high. Data becomes available on the bus after the access time has been satisfied. Once the address has been latched and the access completed, a new access to a random location (different row) may begin while /CE is still low. The minimum cycle time for random addresses is t_{RC}. Note that unlike SRAMs, the FM28V102's /CE-initiated access time is faster than the address cycle time.

The FM28V102 will drive the data bus when /OE and at least one of the byte enables (/UB, /LB) is asserted low. The upper data byte is driven when /UB is low, and the lower data byte is driven when /LB is low. If /OE is asserted after the memory access time has been satisfied, the data bus will be driven with valid data. If /OE is asserted prior to completion of the memory access, the data bus will not be driven until valid data is available. This feature minimizes supply current in the system by eliminating transients caused by invalid data being driven onto the bus. When /OE is deasserted high, the data bus will remain in a high-Z state.

Write Operation

Writes occur in the FM28V102 in the same time interval as reads. The FM28V102 supports both /CE-and /WE-controlled write cycles. In both cases, the address A(15:2) is latched on the falling edge of /CE.

In a /CE-controlled write, the /WE signal is asserted prior to beginning the memory cycle. That is, /WE is low when /CE falls. In this case, the device begins the memory cycle as a write. The FM28V102 will not drive the data bus regardless of the state of /OE as long as /WE is low. Input data must be valid when /CE is deasserted high. In a /WE-controlled write, the memory cycle begins on the falling edge of /CE. The /WE signal falls some time later. Therefore, the memory cycle begins as a read. The data bus will be driven if /OE is low, however it will hi-Z once /WE is asserted low. The /CE- and /WE-controlled write timing cases are shown in the Electrical Specifications section.

Write access to the array begins on the falling edge of /WE after the memory cycle is initiated. The write access terminates on the rising edge of /WE or /CE, whichever comes first. A valid write operation requires the user to meet the access time specification prior to deasserting /WE or /CE. Data setup time indicates the interval during which data cannot change prior to the end of the write access (rising edge of /WE or /CE).

Unlike other truly nonvolatile memory technologies, there is no write delay with F-RAM. Since the read and write access times of the underlying memory are the same, the user experiences no delay through the bus. The entire memory operation occurs in a single bus cycle. Data polling, a technique used with EEPROMs to determine if a write is complete, is unnecessary.

Page Mode Operation

The F-RAM array is organized as 16,384 rows each having 64 bits. Each row has 4 column address locations. Address inputs A(1:0) define the column address to be accessed. An access can start on any column address, and other column locations may be accessed without the need to toggle the /CE pin. For fast access reads, once the first data byte is driven onto the bus, the column address inputs A(1:0) may be changed to a new value. A new data byte is then driven to the DQ pins no later than t_{AAP}, which is less than half the initial read access time. For fast access writes, the first write pulse defines the first write access. While /CE is low, a subsequent write pulse along with a new column address provides a page mode write access.



Precharge Operation

The precharge operation is an internal condition in which the state of the memory is being prepared for a new access. Precharge is user-initiated by driving the /CE signal high. It must remain high for at least the minimum precharge time t_{PC} .

Precharge is also activated by changing the upper addess A(15:2). The current row is first closed prior to accessing the new row. The device automatically detects an upper order address change which starts a precharge operation, the new address is latched, and the new read data is valid within the t_{AA} address access time. Refer to the *Read Cycle Timing 1* diagram. Likewise a similar sequence occurs for write cycles. Refer to the *Write Cycle Timing 3* diagram.

The rate at which random addresses can be issued is t_{RC} and t_{WC} , respectively.

Sleep Mode

The device incorporates a sleep mode of operation which allows the user to achieve the lowest power supply current condition. It enters a low power sleep mode by asserting the /ZZ pin low. Read and write operations must complete prior to the /ZZ pin going low. Once /ZZ is low, all pins are ignored except the /ZZ pin. When /ZZ is deasserted high, there is some time delay (t_{ZZEX}) before the user can access the device

If Sleep Mode is not used, the /ZZ pin may be floated (internal pullup) or tied to $V_{\rm DD}$.

SRAM Drop-In Replacement

The FM28V102 has been designed to be a drop-in replacement for standard asynchronous SRAMs. The device does not require /CE to toggle for each new address. /CE may remain low indefinitely. While /CE is low, the device automatically detects address changes and a new access is begun. This functionality allows /CE to be grounded as you might with an SRAM. It also allows page mode operation at speeds up to 33MHz. Note that if /CE is tied to ground, the user must be sure /WE is not low at powerup or powerdown events. If /CE and /WE are both low during power cycles, data corruption will occur. Figure 5 shows a pullup resistor on /WE which will keep the pin high during power cycles assuming the MCU/MPU pin tri-states during the reset condition. The pullup resistor value should be chosen to ensure the /WE pin tracks V_{DD} yet a high enough value that the current drawn when /WE is low is not an issue. A 10Kohm resistor draws 330uA when /WE is low and V_{DD} =3.3V. Note that software write-protect is not available to the user if the chip enable pins are hardwired active.




Figure 2. Use of Pullup Resistor on /WE

For applications that require the lowest power consumption, the /CE signal should be active (low) only during memory accesses. The FM28V102 draws supply current while /CE is low, even if addresses and control signals are static. While /CE is high, the device draws no more than the maximum standby current $I_{SB}. \label{eq:lower}$

The FM28V102 is compatible with the 2Mbit FM28V202 device. There are some differences in the timing specifications. Please refer to the FM28V202 datasheet.

The /UB and /LB byte select pins are active for both read and write cycles. They may be used to allow the device to be wired as a 128Kx8 memory. The upper and lower data bytes can be tied together and controlled with the byte selects. Individual byte enables or the next higher address line A(16) may be available from the system processor.






Figure 3. FM28V102 Wired as 128Kx8

PCB Layout Recommendations

A 0.1uF decoupling capacitor should be placed close to pin 11 (V_{DD}) and the ground side of the capacitor should be connected to either a ground plane or low impedance path back to pin 12 (V_{SS}). The same should be done to the other side at pins 33 and 34. This is especially important for the TSOP-II package

due to the inductance of the leadframe. It is best to use a chip capacitor that has a low ESR and has good high frequency characteristics.

If the controller drives the address and chip enable from the same timing edge, it is best to keep the address routes short and of equal length. A simple RC circuit may be inserted in the chip enable path to provide some delay and timing margin for the FM28V102's address setup time $t_{\rm AS}$.

As a general rule, the layout designer may need to add series termination resistors to controller outputs that have fast transitions or routes that are > 15cm in length. This is only necessary if the edge rate is less than or equal to the round trip trace delay. Signal overshoot and ringback may be large enough to cause erratic device behavior. It is best to add a 50 ohm resistor (30 - 60 ohms) near the output driver (controller) to reduce such transmission line effects.



ENDURANCE

The FM28V102 is capable of being accessed at least 10^{14} times – reads or writes. An F-RAM memory operates with a read and restore mechanism. Therefore, an endurance cycle is applied on a row basis. The F-RAM architecture is based on an array of rows and columns. Rows are defined by A15-A2 and column addresses by A1-A0. The array is organized as 16K rows of 4-words each. The entire row is internally accessed once whether a single 16-bit word or all four words are read or written. Each word in the row is counted only once in an endurance calculation.

The user may choose to write CPU instructions and run them from a certain address space. The table below shows endurance calculations for 256-byte repeating loop, which includes a starting address, 3 page mode accesses, and a CE precharge. The number of bus clocks needed to complete a 4-word transaction is 4+1 at lower bus speeds, but 5+2 at 33MHz due to initial read latency and an extra clock to satisfy the device's precharge timing constraint t_{PC} . The entire loop causes each byte to experience only one endurance cycle. F-RAM read and write endurance is virtually unlimited even at 33MHz system bus clock rate.

Table 3. Time to Reach 100 Trillion Cycles for Repeating 256-byte Loop

Bus Freq (MHz)	Bus Cycle Time (ns)	256-byte Transaction Time (µs)	Endurance Cycles/sec.	Endurance Cycles/year	Years to Reach 10 ¹⁴ Cycles
33	30	10.56	94,690	2.98×10^{12}	33.5
25	40	12.8	78,125	2.46×10^{12}	40.6
10	100	28.8	34,720	1.09×10^{12}	91.7
5	200	57.6	17,360	5.47 x 10 ¹¹	182.8



ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Symbol	Description	Ratings
V_{DD}	Power Supply Voltage with respect to V _{SS}	-1.0V to +4.5V
$V_{\rm IN}$	Voltage on any signal pin with respect to V_{SS}	-1.0V to +4.5V and
		$V_{IN} < V_{DD} + 1V$
T_{STG}	Storage Temperature	-55°C to +125°C
T_{LEAD}	Lead Temperature (Soldering, 10 seconds)	260° C
V_{ESD}	Electrostatic Discharge Voltage	
	- Human Body Model (AEC-Q100-002 Rev. E)	TBD
	- Charged Device Model (AEC-Q100-011 Rev. B)	TBD
	- Machine Model (AEC-Q100-003 Rev. E)	TBD
	Package Moisture Sensitivity Level	MSL-3

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

DC Operating Conditions ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$, $V_{DD} = 2.0 \text{ V to} 3.6 \text{ V}$ unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
V_{DD}	Power Supply	2.0	3.3	3.6	V	
I_{DD}	V _{DD} Supply Current		7	12	mA	1
I_{SB}	Standby Current					2
	@ $T_A = 25^{\circ}C$		120	150	μΑ	
	@ $T_A = 85^{\circ}C$		-	250	μΑ	
I_{ZZ}	Sleep Mode Current					3
	@ $T_A = 25^{\circ}C$		3	5	μΑ	
	@ $T_A = 85^{\circ}C$		-	8	μA	
I _{LI}	Input Leakage Current			±1	μΑ	4
I_{LO}	Output Leakage Current			±1	μΑ	4
$V_{\rm IH1}$	Input High Voltage (V _{DD} =2.7V to 3.6V)	2.2		$V_{DD} + 0.3$	V	
$V_{\rm IH2}$	Input High Voltage (V _{DD} =2.0V to 2.7V)	$0.7*V_{DD}$		-	V	
$V_{\rm IL1}$	Input Low Voltage (V _{DD} =2.7V to 3.6V)	-0.3		0.8	V	
$V_{\rm IL2}$	Input Low Voltage (V _{DD} =2.0V to 2.7V)	-0.3		$0.3*V_{DD}$	V	
V _{OH1}	Output High Voltage (I _{OH} = -1 mA, V _{DD} >2.7V)	2.4			V	
V_{OH2}	Output High Voltage (I _{OH} = -100 μA)	V _{DD} -0.2			V	
V_{OL1}	Output Low Voltage ($I_{OL} = 2 \text{ mA}, V_{DD} > 2.7V$)			0.4	V	
V_{OL2}	Output Low Voltage ($I_{OL} = 150 \mu A$)			0.2	V	
R _{IN}	Address Input Resistance (/ZZ)					5
•	For $V_{IN} = V_{IH}$ (min)	40			ΚΩ	
	For $V_{IN} = V_{IL}$ (max)	1			$M\Omega$	

Notes

- 1. $V_{DD} = 3.6V$, /CE cycling at min. cycle time. All inputs toggling at CMOS levels (0.2V or V_{DD} -0.2V), all DQ pins unloaded.
- 2. $V_{DD} = 3.6V$, /CE at V_{DD} , All other pins are static and at CMOS levels (0.2V or V_{DD} -0.2V), /ZZ is high.
- 3. $V_{DD} = 3.6V$, /ZZ is low, all other inputs at CMOS levels (0.2V or V_{DD} -0.2V).
- 4. V_{IN} , V_{OUT} between V_{DD} and V_{SS} .
- 5. The input pull-up circuit is stronger (>40K Ω) when the input voltage is above V_{IH} and weak (>1M Ω) when the input voltage is below V_{IL} .



Read Cycle AC Parameters ($T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$, unless otherwise specified)

		V _{DD} 2.0 to 2.7V V _{DD} 2.7 to 3.6V					
Symbol	Parameter	Min	Max	Min	Max	Units	Notes
t_{RC}	Read Cycle Time	105	-	90	-	ns	
t_{CE}	Chip Enable Access Time	-	70	-	60	ns	
t_{AA}	Address Access Time	-	105	-	90	ns	
t_{OH}	Output Hold Time	20	-	20	-	ns	
t_{AAP}	Page Mode Address Access Time	-	40	-	30	ns	
t_{OHP}	Page Mode Output Hold Time	3	-	3	-	ns	
t_{CA}	Chip Enable Active Time	70	-	60	-	ns	
t_{PC}	Precharge Time	35	-	30	-	ns	
t_{BA}	/UB, /LB Access Time	-	25	-	15	ns	
t_{AS}	Address Setup Time (to /CE low)	0	-	0	-	ns	
t_{AH}	Address Hold Time (/CE-controlled)	70	-	60	-	ns	
t _{OE}	Output Enable Access Time	-	25	-	15	ns	
t_{HZ}	Chip Enable to Output High-Z		15	-	10	ns	1
t_{OHZ}	Output Enable High to Output High-Z	-	15	-	10	ns	1
$t_{ m BHZ}$	/UB, /LB High to Output High-Z	-	15	-	10	ns	1

Write Cycle AC Parameters ($T_A = -40^{\circ} \text{ C}$ to $+85^{\circ} \text{ C}$, unless otherwise specified)

		V _{DD} 2.0	to 2.7V				
Symbol	Parameter	Min	Max	Min	to 3.6V Max	Units	Notes
t_{WC}	Write Cycle Time	105	ı	90	ı	ns	
t_{CA}	Chip Enable Active Time	70	-	60	-	ns	
t_{CW}	Chip Enable to Write Enable High	70	ı	60	ı	ns	
t_{PC}	Precharge Time	35	-	30	-	ns	
t _{PWC}	Page Mode Write Enable Cycle Time	40	-	30	-	ns	
t_{WP}	Write Enable Pulse Width	22	-	18	-	ns	
t_{WP2}	/UB, /LB Pulse Width	22	-	18	-	ns	
t _{WP3}	/WE Low to /UB, /LB High	22	-	18	-	ns	
t_{AS}	Address Setup Time (to /CE low)	0	-	0	-	ns	
t _{AH}	Address Hold Time (/CE-controlled)	70	-	60	-	ns	
t _{ASP}	Page Mode Address Setup Time (to /WE low)	8	-	5	-	ns	
t _{AHP}	Page Mode Address Hold Time (to /WE low)	20	-	15	-	ns	
t _{WLC}	Write Enable Low to Chip Disabled	30	-	25	-	ns	
t _{BLC}	/UB, /LB Low to Chip Disabled	30	-	25		ns	
t_{WLA}	Write Enable Low to A(15:2) Change	30	-	25	-	ns	
t_{AWH}	A(15:2) Change to Write Enable High	105	-	90	-	ns	
t_{DS}	Data Input Setup Time	20	-	15	-	ns	
t _{DH}	Data Input Hold Time	0	-	0	-	ns	
t_{WZ}	Write Enable Low to Output High Z	-	10	-	10	ns	1
t_{WX}	Write Enable High to Output Driven	8	-	5	-	ns	1
t_{BDS}	Byte Disable Setup Time (to /WE low)	8	ı	5	ı	ns	
$t_{ m BDH}$	Byte Disable Hold Time (to /WE high)	8	-	5	-	ns	

Notes

Capacitance $(T_A = 25^{\circ} \text{ C}, f=1 \text{ MHz}, V_{DD} = 3.3 \text{ V})$

Symbol	Parameter	Min	Max	Units	Notes
$C_{I/O}$	Input/Output Capacitance (DQ)	ı	8	pF	
C_{IN}	Input Capacitance	1	6	pF	
C_{ZZ}	Input Capacitance of /ZZ pin	-	8	pF	


 $^{1. \}quad \text{This parameter is characterized but not } 100\% \ \text{tested}.$




AC Test Conditions

Input Pulse Levels 0 to 3V Input and Output Timing Levels 1.5V Input Rise and Fall Times 3 ns Output Load Capacitance 30pF


Read Cycle Timing 1 (/CE low, /OE low)



Read Cycle Timing 2 (/CE-controlled)




Page Mode Read Cycle Timing




Although sequential column addressing is shown, it is not required.




Write Cycle Timing 1 (/WE-Controlled) Note: /OE (not shown) is low only to show effect of /WE on DQ pins



Write Cycle Timing 2 (/CE-Controlled)




Write Cycle Timing 3 (/CE low) Note: /OE (not shown) is low only to show effect of /WE on DQ pins






 $\textbf{Write Cycle Timing 4} \ \ (/CE\ low) \quad \text{Note: /UB and /LB to show byte enable and byte masking cases.}$




Page Mode Write Cycle Timing



Although sequential column addressing is shown, it is not required.



Power Cycle and Sleep Mode Enter/Exit Timing



Power Cycle and Sleep Mode Timing ($T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $V_{DD} = 2.0$ V to 3.6V unless otherwise specified)

Symbol	Parameter	Min	Max	Units	Notes
t_{PU}	Power Up (after V _{DD} min. is reached) to First Access Time	1	ı	ms	
t_{PD}	Last Write (/WE high) to Power Down Time	0	-	μs	
t_{VR}	V _{DD} Rise Time	50	-	μs/V	1,2
t_{VF}	V _{DD} Fall Time	100	-	μs/V	1,2
t _{ZZH}	/ZZ Active to DQ Hi-Z Time	ı	20	ns	
t_{WEZZ}	Last Write to Sleep Mode Entry Time	0	I	μs	
t _{ZZL}	/ZZ Active Low Time	1	-	μs	
t _{ZZEN}	Sleep Mode Entry Time (/ZZ low to /CE don't care)	ı	0	μs	
t _{ZZEX}	Sleep Mode Exit Time (/ZZ high to 1 st access after wakeup)	-	450	μs	

Notes

Data Retention $(T_A = -40^{\circ}C \text{ to} + 85^{\circ}C)$


Parameter	Min	Units	Notes
Data Retention	10	Years	

^{1.} Slope measured at any point on V_{DD} waveform.



MECHANICAL DRAWING

44-pin TSOP-II (Complies with JEDEC Standard MS-024g Var. AC)



Note: All dimensions in millimeters.

TSOP-II Package Marking Scheme

RAMTRON
XXXXXXX-PT
LLLLLLL
YYWW
O

Legend:

XXXXXX= part number, P=package, T=temperature (blank=ind., C=comm.) R=rev code, LLLLLL= lot code, YY=year, WW=work week

Examples: FM28V102, "Green"/RoHS TSOP-II package, Rev A, Lot 6340282, Year 2012, Work Week 25

RAMTRON FM28V102-TG A6340282TG 1225



REVISION HISTORY

Revision	Date	Summary
1.0	6/12/2012	Initial release.

ORDERING INFORMATION

Part Number	art Number Features		Operating Temp.	Package
FM28V102-TG	60 ns access, sleep mode	2.0-3.6V	-40C to +85C	44-pin "Green"/RoHS TSOP-II

Document History

Document Title: FM28V102 1Mbit (64Kx16) F-RAM Memory Document Number: 001-86601

Revision	ECN	Orig. of Change	Submissio n Date	Description of Change
**	3930342	GVCH	03/12/2013	New Spec



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks

Interface cypress.com/go/interface

Lighting & Power Control cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory
PSoC cypress.com/go/psoc

Touch Sensing cypress.com/go/touch

USB Controllers cypress.com/go/usb

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

RAMTRON is a registered trademark and NoDelay™ is a trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2011-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

This Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.