Radiation-Hardened Synchronous 4-Bit Up-Down Dual Clock Counters

FEATURES

PINOUTS

- Look-ahead circuitry enhances cascaded counters
- Fully synchronous in count modes
- •
- Asynchronous clear
- 1.2µ radiation-hardened CMOS
- Latchup immune
- High speed
- Low power consumption
- Single 5 volt supply
- Available QML Q or V processes
- Flexible package
 - 16-pin DIP

DESCRIPTION

The UT54ACS193 and the UT54ACTS193 are synchronous 4-

operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each

output counting spikes normally associated with asynchronous counters.

level transition of either count input (Up or Down). The direction of the counting is determined by which count input is pulsed

The counters are fully programmable. The outputs may be preset to either level by placing a low on the load input and entering

agree with the data inputs independently of the count pulses. Asynchronous loading allows the counters to be used as modu-

preset inputs.

A clear input has been provided that forces all outputs to the low

pendent of the count and the load inputs.

The counter is designed for efficient cascading without the need $\overline{\text{BO}}$) produces a low-

Similarly, the carry output (\overline{CO} while the count is maximum



16-Lead Flatpack



FUNCTION TABLE

FUNCTION	CLOCK UP	CLOCK DOWN	CLR	LOAD
Count Up	ſ	Н	L	Н
Count Down	Н	\uparrow	L	Н
Reset	Х	Х	Н	Х
Load Preset Input	Х	Х	L	L

LOGIC SYMBOL



Note:

1. Logic symbol in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

LOGIC DIAGRAM



RADIATION HARDNESS SPECIFICATIONS¹

PARAMETER	LIMIT	UNITS
Total Dose	1.0E6	rads(Si)
SEU Threshold ²	80	MeV-cm ² /mg
SEL Threshold	120	MeV-cm ² /mg
Neutron Fluence	1.0E14	n/cm ²

Notes:

1. Logic will not latchup during radiation exposure within the limits defined in the table.

2. Device storage elements are immune to SEU affects.

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	-0.3 to 7.0	V
V _{I/O}	Voltage any pin	3 to V _{DD} +.3	V
T _{STG}	Storage Temperature range	-65 to +150	°C
TJ	Maximum junction temperature	+175	°C
T _{LS}	Lead temperature (soldering 5 seconds)	+300	°C
$\Theta_{\rm JC}$	Thermal resistance junction to case	20	°C/W
II	DC input current	±10	mA
P _D	Maximum power dissipation	1	W

Note:

1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMIT	UNITS
V _{DD}	Supply voltage	4.5 to 5.5	V
V _{IN}	Input voltage any pin	0 to V _{DD}	V
T _C	Temperature range	-55 to + 125	ĉ

DC ELECTRICAL CHARACTERISTICS ⁷

 $(V_{DD} = 5.0V \pm 10\%; V_{SS} = 0V^{6}, -55 \text{ }^{\circ}\text{C} < \text{T}_{\text{C}} < +125 \text{ }^{\circ}\text{C})$

SYMBOL	PARAMETER	CONDITION	MIN	МАХ	UNIT
V _{IL}	Low-level input voltage ¹ ACTS ACS			0.8 .3V _{DD}	v
V _{IH}	High-level input voltage ¹ ACTS ACS		.5V _{DD} .7V _{DD}		v
I _{IN}	Input leakage current ACTS/ACS	$V_{IN} = V_{DD} \text{ or } V_{SS}$	-1	1	μΑ
V _{OL}	Low-level output voltage ³ ACTS ACS	$I_{OL} = 8.0 \text{mA}$ $I_{OL} = 100 \mu \text{A}$		0.40 0.25	v
V _{OH}	High-level output voltage ³ ACTS ACS	$I_{OH} = -8.0 \text{mA}$ $I_{OH} = -100 \mu \text{A}$.7V _{DD} V _{DD} - 0.25		v
I _{OS}	Short-circuit output current ^{2,4} ACTS/ACS	$V_{O} = V_{DD}$ and V_{SS}	-200	200	mA
I _{OL}	Output current ¹⁰ (Sink)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OL} = 0.4 V$	8		mA
I _{OH}	Output current ¹⁰ (Source)	$V_{IN} = V_{DD} \text{ or } V_{SS}$ $V_{OH} = V_{DD} - 0.4V$	-8		mA
P _{total}	Power dissipation ^{2, 8, 9}	$C_L = 50 pF$		2.1	mW/ MHz
I _{DDQ}	Quiescent Supply Current	$V_{DD} = 5.5 V$		10	μA
∆I _{DDQ}	Quiescent Supply Current Delta ACTS	For input under test $V_{IN} = V_{DD} - 2.1V$ For all other inputs $V_{IN} = V_{DD}$ or V_{SS} $V_{DD} = 5.5V$		1.6	mA
C _{IN}	Input capacitance ⁵	f = 1MHz @ 0V		15	pF
C _{OUT}	Output capacitance ⁵	f = 1MHz @ 0V		15	pF

Notes:

- 1. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: $V_{IH} = V_{IH}(\min) + 20\%$, 0%; $V_{IL} = V_{IL}(\max) + 0\%$, 50%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to $V_{IH}(\min)$ and $V_{IL}(\max)$.
- 2. Supplied as a design limit but not guaranteed or tested.
- 3. Per MIL-PRF-38535, for current density \leq 5.0E5 amps/cm², the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pF/MHz.
- 4. Not more than one output may be shorted at a time for maximum duration of one second.
- Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V_{SS} at frequency of 1MHz and a signal amplitude of 50mV rms maximum.
- 6. Maximum allowable relative shift equals 50mV.
- 7. All specifications valid for radiation dose $\leq 1E6$ rads(Si).
- 8. Power does not include power contribution of any TTL output sink current.
- 9. Power dissipation specified per switching output.
- 10. This value is guaranteed based on characterization data, but not tested.

AC ELECTRICAL CHARACTERISTICS²

 $(V_{DD} = 5.0V \pm 10\%; V_{SS} = 0V^{-1}, -55 \text{ }^{\circ}\text{C} < \text{T}_{C} < +125 \text{ }^{\circ}\text{C})$

SYMBOL	PARAMETER	MINIMUM	MAXIMUM	UNIT
t _{PLH}	UP to Q _n	2	20	ns
t _{PHL}	UP to Q _n	2	24	ns
t _{PLH}	UP to \overline{CO}	2	13	ns
t _{PHL}	UP to \overline{CO}	2	16	ns
t _{PLH}	DOWN to BO	2	13	ns
t _{PHL}	DOWN to BO	2	16	ns
t _{PLH}	DOWN to Q _n	2	20	ns
t _{PHL}	DOWN to Q _n	2	24	ns
t _{PLH}	$\overline{\text{LOAD}}$ to Q_n	2	22	ns
t _{PHL}	$\overline{\text{LOAD}}$ to Q_n	2	23	ns
t _{PHL}	CLR to Q _n	2	22	ns
f _{MAX}	Maximum clock frequency		56	MHz
t _{SU1}	$\overline{\text{LOAD}}$ inactive setup time before UP or DOWN \uparrow	3		ns
t _{SU2}	CLR inactive setup time before UP or DOWN↑	3		ns
t _{SU3}	A, B, C, D setup time before $\overline{\text{LOAD}}$ \uparrow	6		ns
t _{H1}	UP high hold time after DOWN \uparrow	20		ns
t _{H2}	DOWN high hold time after UP \uparrow	20		ns
t _{H3} ³	A, B, C, D hold time after $\overline{\text{LOAD}}$ \uparrow	2		ns
t _W	Minimum pulse width UP high or low DOWN high or low LOAD low CLR high	9		ns

Notes:

Maximum allowable relative shift equals 50mV.
All specifications valid for radiation dose ≤ 1E6 rads(Si).
Based on characterization, data hold time (t_{H3}) of 0ns can be assumed if data setup time (t_{SU3}) is ≥10ns. This is guaranteed, but not tested.