## FEATURES

Small 20-lead QSOP
1000 V rms isolation rating
Safety and regulatory approvals (pending):
UL recognition (pending)
1000 V rms for 1 minute per UL 1577
Low power operation
3.3 V operation
1.6 mA per channel maximum at 0 Mbps to 1 Mbps
7.8 mA per channel maximum at $\mathbf{2 5} \mathbf{~ M b p s}$

5 V operation
2.2 mA per channel maximum at 0 Mbps to 1 Mbps
11.2 mA per channel maximum at $\mathbf{2 5} \mathbf{~ M b p s}$

Bidirectional communication
Up to 25 Mbps data rate (NRZ)
$3 \mathrm{~V} / 5 \mathrm{~V}$ level translation
High temperature operation: $105^{\circ} \mathrm{C}$
High common-mode transient immunity: $\mathbf{> 1 5} \mathbf{~ k V} / \mu \mathrm{s}$

## APPLICATIONS

General-purpose, multichannel isolation
SPI interface/data converter isolation
RS-232/RS-422/RS-485 transceivers
Industrial field bus isolation

## GENERAL DESCRIPTION

The ADuM7640/ADuM7641/ADuM7642/ADuM7643 ${ }^{1}$ are 6-channel digital isolators based on the Analog Devices, Inc., $i$ Coupler ${ }^{\ominus}$ technology. These 1 kV digital isolation devices are packaged in a small 20-lead QSOP. They offer space savings and a lower price than 2.5 kV or 5 kV isolation solutions when only functional isolation is needed.

This family, like many Analog Devices isolators, offers very low power consumption, using one-tenth to one-sixth the power of other digital isolators, with the supply voltage on either side ranging from 3.0 V to 5.5 V . Despite their low power consumption, the ADuM7640/ADuM7641/ADuM7642/ADuM7643 provide low pulse width distortion ( $<6 \mathrm{~ns}$ for C grade) and a channel-by-channel glitch filter to protect the device against extraneous noise disturbances. Four channel direction combinations are available with a maximum data rate of 1 Mbps or 25 Mbps . All products have a default output high logic state in the absence of input power.

## FUNCTIONAL BLOCK DIAGRAMS



Figure 2. ADuM7641


Figure 3. ADuM7642


Figure 4. ADuM7643

[^0]
## ADuM7640/ADuM7641/ADuM7642/ADuM7643

## TABLE OF CONTENTS

Features1
Applications. ..... 1
General Description .....  1
Functional Block Diagrams .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics-5 V Operation .....  3
Electrical Characteristics-3.3 V Operation ..... 5
Electrical Characteristics-Mixed $5 \mathrm{~V} / 3.3 \mathrm{~V}$ Operation ..... 7
Electrical Characteristics-Mixed 3.3 V/5 V Operation ..... 8
Package Characteristics .....  9
Regulatory Information .....  9
Insulation and Safety Related Specifications ..... 9
Recommended Operating Conditions .....  9
Absolute Maximum Ratings ..... 10
ESD Caution. ..... 10
Pin Configurations and Function Descriptions ..... 11
Typical Performance Characteristics ..... 15
Applications Information ..... 17
Printed Circuit Board Layout ..... 17
Propagation Delay-Related Parameters ..... 17
DC Correctness ..... 17
Magnetic Field Immunity. ..... 18
Power Consumption ..... 19
Insulation Lifetime ..... 19
Outline Dimensions ..... 20
Ordering Guide ..... 20

## REVISION HISTORY

9/12—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS—5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD1}}=\mathrm{V}_{\mathrm{DD} 2}=5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+105^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

Table 1.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} \& \multirow[b]{2}{*}{Symbol} \& \multicolumn{3}{|c|}{A Grade} \& \multicolumn{3}{|c|}{C Grade} \& \multirow[b]{2}{*}{Unit} \& \multirow[b]{2}{*}{Test Conditions/Comments} <br>
\hline \& \& Min \& Typ \& Max \& Min \& Typ \& Max \& \& <br>
\hline SWITCHING SPECIFICATIONS \& \multirow{3}{*}{PW} \& \multirow{11}{*}{250} \& \multirow[b]{11}{*}{5

2} \& \multirow[b]{3}{*}{1} \& \multirow{3}{*}{40} \& \& \& \& \multirow{11}{*}{Within PWD limit Within PWD limit $50 \%$ input to $50 \%$ output $\mid$ tpLH - tphl $_{\text {PL }}$} <br>
\hline Pulse Width \& \& \& \& \& \& \& \& ns \& <br>
\hline Data Rate \& \& \& \& \& \& \& 25 \& Mbps \& <br>
\hline Propagation Delay \& \multirow[t]{3}{*}{$\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$
PWD} \& \& \& 75 \& \multirow[t]{8}{*}{28} \& 40 \& 50 \& ns \& <br>
\hline Pulse Width Distortion \& \& \& \& 25 \& \& 2 \& 6 \& ns \& <br>
\hline Change vs. Temperature \& \& \& \& \multirow{3}{*}{20} \& \& \multirow[t]{2}{*}{3} \& \& $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ \& <br>
\hline Propagation Delay Skew ${ }^{1}$ \& \multirow[t]{2}{*}{$\mathrm{t}_{\text {Psk }}$} \& \& \& \& \& \& 14 \& ns \& <br>
\hline Channel Matching \& \& \& \& \& \& \& \& \& <br>
\hline Codirectional ${ }^{2}$ \& $\mathrm{t}_{\text {PSKCD }}$ \& \& \& 25 \& \& 6 \& 12 \& ns \& <br>
\hline Opposing Directional ${ }^{3}$ \& tPsKod \& \& \& 30 \& \& 7 \& 12 \& ns \& <br>
\hline Jitter \& \& \& \& \& \& 2 \& \& ns \& <br>
\hline
\end{tabular}

${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{2}$ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.
${ }^{3}$ Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposite sides of the isolation barrier.

Table 2.

| Parameter | Symbol | 1 Mbps-A and C Grades |  |  | 25 Mbps-C Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENTADuM7640 |  |  |  |  |  |  |  |  | No load |
|  | IDD1 |  | 5.7 | 7.0 |  | 44 | 54 | mA |  |
|  | IDD2 |  | 4.4 | 5.9 |  | 11 | 13 | mA |  |
| ADuM7641 | ldD1 |  | 5.5 | 6.8 |  | 38 | 46 | mA |  |
|  | IDD2 |  | 4.6 | 5.7 |  | 15 | 19 | mA |  |
| ADuM7642 | IDD1 |  | 5.2 | 6.3 |  | 31 | 38 | mA |  |
|  | IDD2 |  | 4.8 | 6.0 |  | 19 | 24 | mA |  |
| ADuM7643 | ldD1 |  | 4.8 | 6.0 |  | 24 | 30 | mA |  |
|  | IDD2 |  | 5.0 | 6.3 |  | 22 | 29 | mA |  |

## ADuM7640/ADuM7641/ADuM7642/ADuM7643

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\mathrm{H}}$ | 0.7 VDDx |  |  | V |  |
| Logic Low | VIL |  |  | 0.3 $\mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {OH }}$ | $V_{\text {DDx }}-0.1$ | 5.0 |  | V | $\mathrm{l}_{\text {Ox }}=-20 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{lx}}=\mathrm{V}_{1 \mathrm{lxH}}$ |
|  |  | $V_{\text {DDx }}-0.4$ | 4.8 |  | V | $\mathrm{l}_{\text {ox }}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{l}}=\mathrm{V}_{1 \times \mathrm{H}}$ |
| Logic Low | VoL |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | 11 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{1 \mathrm{x}} \leq \mathrm{V}_{\mathrm{DDx}}$ |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Supply Current |  |  |  |  |  |  |
| Input | IDDI (e) |  | 0.95 | 1.16 | mA |  |
| Output | IDDo (0) |  | 0.73 | 0.98 | mA |  |
| Dynamic Supply Current |  |  |  |  |  |  |
| Input | $\mathrm{IDDI}(\mathrm{D})$ |  | 0.26 |  | mA/Mbps |  |
| Output | IDDO (D) |  | 0.04 |  | mA/Mbps |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.0 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{1}$ | \|CM| | 15 | 25 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DDx},}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V} \text {, transient } \\ & \text { magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 600 |  | kHz | DC data inputs |

[^1]
## ADuM7640/ADuM7641/ADuM7642/ADuM7643

## ELECTRICAL CHARACTERISTICS—3.3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=\mathrm{V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD1}} \leq 3.6 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+105^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.

Table 4.

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|}
\hline \multirow[b]{2}{*}{Parameter} \& \multirow[b]{2}{*}{Symbol} \& \multicolumn{3}{|c|}{A Grade} \& \multicolumn{3}{|c|}{C Grade} \& \multirow[b]{2}{*}{Unit} \& \multirow[b]{2}{*}{Test Conditions/Comments} <br>
\hline \& \& Min \& Typ \& Max \& Min \& Typ \& Max \& \& <br>
\hline SWITCHING SPECIFICATIONS \& \multirow{3}{*}{PW} \& \multirow{11}{*}{250} \& \multirow[b]{11}{*}{5

2} \& \& \multirow[b]{4}{*}{40

33} \& \& \multirow[b]{3}{*}{25} \& \multirow[b]{3}{*}{| ns |
| :--- |
| Mbps |} \& \multirow{11}{*}{Within PWD limit Within PWD limit 50\% input to 50\% output |tpLH-tphl|} <br>

\hline Pulse Width \& \& \& \& \& \& \& \& \& <br>
\hline Data Rate \& \& \& \& 1 \& \& \& \& \& <br>
\hline Propagation Delay \& $\mathrm{t}_{\text {PHL, }}$ tPLH \& \& \& 85 \& \& 49 \& 66 \& \& <br>
\hline Pulse Width Distortion \& PWD \& \& \& 25 \& \multirow{7}{*}{33} \& 2 \& 6 \& ns \& <br>

\hline Change vs. Temperature \& \multirow{3}{*}{tpsk} \& \& \& \multirow[b]{2}{*}{20} \& \& \multirow[t]{2}{*}{3} \& \multirow[b]{2}{*}{14} \& \multirow[t]{2}{*}{$$
\begin{aligned}
& \mathrm{ps} /{ }^{\circ} \mathrm{C} \\
& \mathrm{~ns}
\end{aligned}
$$} \& <br>

\hline Propagation Delay Skew ${ }^{1}$ \& \& \& \& \& \& \& \& \& <br>
\hline Channel Matching \& \& \& \& \& \& \& \& \& <br>
\hline Codirectional ${ }^{2}$ \& tpskco \& \& \& 25 \& \& 6 \& 12 \& ns \& <br>
\hline Opposing Directional ${ }^{3}$ \& tpskod \& \& \& 30 \& \& 6 \& 15 \& ns \& <br>
\hline Jitter \& \& \& \& \& \& 2 \& \& ns \& <br>
\hline
\end{tabular}

${ }^{1}$ t $_{\text {PSK }}$ is the magnitude of the worst-case difference in $\mathrm{t}_{\text {PHL }}$ or $\mathrm{t}_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{2}$ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.
${ }^{3}$ Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposite sides of the isolation barrier.

Table 5.

| Parameter | Symbol | 1 Mbps-A and C Grades |  | 25 Mbps-C Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  | No load |
| ADuM7640 | IDD1 | 4.1 | 5.2 |  | 32 | 38 | mA |  |
|  | IDD2 | 3.3 | 4.3 |  | 7.2 | 8.7 | mA |  |
| ADuM7641 | IDD1 | 3.9 | 4.9 |  | 27 | 33 | mA |  |
|  | IDD2 | 3.4 | 4.2 |  | 11 | 13 | mA |  |
| ADuM7642 | IDD1 | 3.7 | 4.7 |  | 23 | 27 | mA |  |
|  | IDD2 | 3.5 | 4.4 |  | 14 | 16 | mA |  |
| ADuM7643 | IDD1 | 3.5 | 4.4 |  | 18 | 21 | mA |  |
|  | IDD2 | 3.6 | 4.5 |  | 16 | 20 | mA |  |

## ADuM7640/ADuM7641/ADuM7642/ADuM7643

Table 6.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | 0.7 $\mathrm{V}_{\mathrm{DDX}}$ |  |  | V |  |
| Logic Low | VIL |  |  | 0.3 $\mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | V ${ }_{\text {OH }}$ | $V_{D D x}-0.2$ | 3.3 |  | V | $\mathrm{l}_{\mathrm{Ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IXH }}$ |
|  |  | $V_{\text {DDx }}-0.5$ | 3.1 |  | V | $\mathrm{l}_{\text {ox }}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low | VoL |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{Ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{ox}}=4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\text {DDx }}$ |
| Supply Current per Channel |  |  |  |  |  |  |
| Quiescent Supply Current |  |  |  |  |  |  |
| Input | IDDI (0) |  | 0.68 | 0.87 | mA |  |
| Output | IDDo (0) |  | 0.55 | 0.72 | mA |  |
| Dynamic Supply Current |  |  |  |  |  |  |
| Input | IDDI (D) |  | 0.19 |  | mA/Mbps |  |
| Output | IDDO (D) |  | 0.03 |  | mA/Mbps |  |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.8 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{1}$ | \|CM| | 15 | 20 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{IX}}=\mathrm{V}_{\mathrm{DDX},} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 550 |  | kHz | DC data inputs |

[^2]
## ELECTRICAL CHARACTERISTICS—MIXED 5 V/3.3 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=3.3 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 5.5 \mathrm{~V}, 3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 3.6 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+105^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $C_{L}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.
Table 7.

| Parameter | Symbol | A Grade |  |  | C Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |  |  |  |
| Pulse Width | PW | 250 |  |  | 40 |  |  | ns | Within PWD limit |
| Data Rate |  |  |  | 1 |  |  | 25 | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{tPLH}$ |  |  | 80 | 30 | 42 | 58 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  |  | 25 |  | 2 | 6 |  | \|ttLH - tphl| |
| Change vs. Temperature |  |  | 5 |  |  | 3 |  | ps/ ${ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{1}$ | $t_{\text {PSK }}$ |  |  | 20 |  |  | 14 | ns |  |
| Channel Matching |  |  |  |  |  |  |  |  |  |
| Codirectional ${ }^{2}$ | tPSKCD |  |  | 25 |  | 5 | 15 | ns |  |
| Opposing Directional ${ }^{3}$ | tPskod |  |  | 30 |  |  | 15 | ns |  |
| Jitter |  |  | 2 |  |  | 2 |  | ns |  |

${ }^{1}$ tpsk is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{2}$ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.
${ }^{3}$ Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposite sides of the isolation barrier.

## Table 8.

| Parameter | Symbol | 1 Mbps-A, C Grades |  |  | 25 Mbps-C Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  | No load |
| ADuM7640 | IDD1 |  | 5.7 | 7.0 |  | 44 | 54 | mA |  |
|  | IDD2 |  | 3.3 | 4.1 |  | 7.5 | 8.7 | mA |  |
| ADuM7641 | ldD1 |  | 5.4 | 6.8 |  | 38 | 46 | mA |  |
|  | IdD2 |  | 3.4 | 4.0 |  | 11 | 13 | mA |  |
| ADuM7642 | IDD1 |  | 5.1 | 6.3 |  | 31 | 38 | mA |  |
|  | $\mathrm{I}_{\text {DD } 2}$ |  | 3.5 | 4.3 |  | 14 | 16 | mA |  |
| ADuM7643 | IDD1 |  | 4.8 | 6.0 |  | 24 | 30 | mA |  |
|  | IDD2 |  | 3.6 | 4.3 |  | 16 | 20 | mA |  |

Table 9.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | 0.7 $\mathrm{V}_{\mathrm{DDx}}$ |  |  | V |  |
| Logic Low | VIL |  |  | 0.3 $\mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | Vor | $V_{\text {DDx }}-0.1$ | $V_{\text {DDx }}$ |  | V | $\mathrm{I}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxH }}$ |
|  |  | $V_{D D X}-0.5$ | $V_{\text {DDX }}-0.2$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \times}=\mathrm{V}_{1 \times H}$ |
| Logic Low | VoL |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{l}_{\mathrm{Ox}}=4 \mathrm{~mA}, \mathrm{~V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | 1 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {IX }} \leq \mathrm{V}_{\text {DDx }}$ |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{1}$ | \|CM| | 15 | 20 |  | kV/ $\mu \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDx}}, \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 600 |  | kHz | DC data inputs |

[^3]
## ADuM7640/ADuM7641/ADuM7642/ADuM7643

## ELECTRICAL CHARACTERISTICS—MIXED 3.3 V/5 V OPERATION

All typical specifications are at $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD} 1}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD} 2}=5 \mathrm{~V}$. Minimum/maximum specifications apply over the entire recommended operation range of $3.0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 1} \leq 3.6 \mathrm{~V}, 4.5 \mathrm{~V} \leq \mathrm{V}_{\mathrm{DD} 2} \leq 5.5 \mathrm{~V}$, and $-40^{\circ} \mathrm{C} \leq \mathrm{T}_{\mathrm{A}} \leq+105^{\circ} \mathrm{C}$, unless otherwise noted. Switching specifications are tested with $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ and CMOS signal levels, unless otherwise noted.
Table 10.

| Parameter | Symbol | A Grade |  |  | C Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SWITCHING SPECIFICATIONS |  |  |  |  |  |  |  |  |  |
| Pulse Width | PW | 250 |  |  | 40 |  |  | ns | Within PWD limit |
| Data Rate |  |  |  | 1 |  |  | 25 | Mbps | Within PWD limit |
| Propagation Delay | $\mathrm{t}_{\text {PHL, }} \mathrm{t}_{\text {PLH }}$ |  |  | 80 | 29 | 46 | 60 | ns | 50\% input to 50\% output |
| Pulse Width Distortion | PWD |  |  | 25 |  | 2 | 6 | ns | \|t ${ }_{\text {PLH }}$ - $\mathrm{t}_{\text {PHL }} \mid$ |
| Change vs. Temperature |  |  | 5 |  |  | 3 |  | $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ |  |
| Propagation Delay Skew ${ }^{1}$ | tpsk |  |  | 20 |  |  | 14 | ns |  |
| Channel Matching |  |  |  |  |  |  |  |  |  |
| Codirectional ${ }^{2}$ | $\mathrm{t}_{\text {PSKCD }}$ |  |  | 25 |  | 6 | 13 | ns |  |
| Opposing Directional ${ }^{3}$ | tpskod |  |  | 30 |  | 9 | 18 | ns |  |
| Jitter |  |  | 2 |  |  | 2 |  | ns |  |

${ }^{1} t_{\text {PSK }}$ is the magnitude of the worst-case difference in $t_{\text {PHL }}$ or $t_{\text {PLH }}$ that is measured between units at the same operating temperature, supply voltages, and output load within the recommended operating conditions.
${ }^{2}$ Codirectional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on the same side of the isolation barrier.
${ }^{3}$ Opposing directional channel matching is the absolute value of the difference in propagation delays between any two channels with inputs on opposite sides of the isolation barrier.
Table 11.

| Parameter | Symbol | 1 Mbps-A, C Grades |  |  | 25 Mbps-C Grade |  |  | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Typ | Max |  |  |
| SUPPLY CURRENT |  |  |  |  |  |  |  |  | No load |
| ADuM7640 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 4.1 | 4.9 |  | 32 | 38 | mA |  |
|  | IDD2 |  | 4.5 | 5.9 |  | 11 | 13 | mA |  |
| ADuM7641 | IDD1 |  | 3.9 | 4.7 |  | 27 | 33 | mA |  |
|  | IDD2 |  | 4.6 | 5.7 |  | 15 | 19 | mA |  |
| ADuM7642 | $\mathrm{I}_{\mathrm{DD} 1}$ |  | 3.7 | 4.4 |  | 23 | 27 | mA |  |
|  | IDD2 |  | 4.8 | 6.0 |  | 19 | 24 | mA |  |
| ADuM7643 | IDD1 |  | 3.5 | 4.2 |  | 18 | 21 | mA |  |
|  | IDD2 |  | 5.0 | 6.2 |  | 22 | 29 | mA |  |

Table 12.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC SPECIFICATIONS |  |  |  |  |  |  |
| Input Voltage Threshold |  |  |  |  |  |  |
| Logic High | $\mathrm{V}_{\text {IH }}$ | 0.7 $\mathrm{V}_{\mathrm{DDx}}$ |  |  | V |  |
| Logic Low | VIL |  |  | 0.3 $\mathrm{V}_{\mathrm{DDx}}$ | V |  |
| Output Voltages |  |  |  |  |  |  |
| Logic High | Vor | $V_{\text {DDx }}-0.1$ | $V_{\text {DDx }}$ |  | V | $\mathrm{l}_{\mathrm{ox}}=-20 \mu \mathrm{~A}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{1 \mathrm{xH}}$ |
|  |  | $V_{\text {DDX }}-0.5$ | $V_{\text {DDX }}-0.2$ |  | V | $\mathrm{l}_{\text {ox }}=-4 \mathrm{~mA}, \mathrm{~V}_{1 \mathrm{x}}=\mathrm{V}_{\text {IxH }}$ |
| Logic Low | Vol |  | 0.0 | 0.1 | V | $\mathrm{l}_{\mathrm{ox}}=20 \mu \mathrm{~A}, \mathrm{~V}_{\text {lx }}=\mathrm{V}_{\text {lxL }}$ |
|  |  |  | 0.2 | 0.4 | V | $\mathrm{loxx}^{\text {a }}$ 4 mA, $\mathrm{V}_{\text {Ix }}=\mathrm{V}_{\text {IxL }}$ |
| Input Current per Channel | 11 | -10 | +0.01 | +10 | $\mu \mathrm{A}$ | $0 \mathrm{~V} \leq \mathrm{V}_{\text {Ix }} \leq \mathrm{V}_{\mathrm{DDX}}$ |
| AC SPECIFICATIONS |  |  |  |  |  |  |
| Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ |  | 2.5 |  | ns | 10\% to 90\% |
| Common-Mode Transient Immunity ${ }^{1}$ | \|CM| | 15 | 20 |  | kV/ $/ \mathrm{s}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{Ix}}=\mathrm{V}_{\mathrm{DDX},} \mathrm{~V}_{\mathrm{CM}}=1000 \mathrm{~V}, \\ & \text { transient magnitude }=800 \mathrm{~V} \end{aligned}$ |
| Refresh Rate | $\mathrm{fr}_{\mathrm{r}}$ |  | 550 |  | kHz | DC data inputs |

[^4]
## PACKAGE CHARACTERISTICS

Table 13.

| Parameter | Symbol | Min | Typ $\quad$ Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- |
| Resistance (Input to Output) $)^{1}$ | $\mathrm{R}_{1-\mathrm{O}}$ | $10^{13}$ | $\Omega$ |  |  |
| ${\text { Capacitance (Input to Output) })^{1}}^{\text {Input Capacitance }^{2}}$ | $\mathrm{C}_{1-\mathrm{O}}$ | 2 | pF | $\mathrm{f}=1 \mathrm{MHz}$ |  |
| IC Junction-to-Ambient Thermal Resistance | $\mathrm{C}_{\mathrm{l}}$ | $\theta_{\mathrm{JA}}$ |  | 4.0 |  |

${ }^{1}$ The device is considered a 2-terminal device: Pin 1 through Pin 10 are shorted together, and Pin 11 through Pin 20 are shorted together.
${ }^{2}$ Input capacitance is from any input data pin to ground.

## REGULATORY INFORMATION

The ADuM7640/ADuM7641/ADuM7642/ADuM7643 are approved by the organizations listed in Table 14. See Table 18 and the Insulation Lifetime section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.
Table 14.

## UL (Pending)

Recognized Under UL 1577 Component Recognition Program ${ }^{1}$
Single Protection, 1000 V rms Isolation Voltage
File E274400
${ }^{1}$ In accordance with UL 1577, each ADuM7640/ADuM7641/ADuM7642/ADuM7643 is proof tested by applying an insulation test voltage $\geq 1200 \mathrm{~V}$ rms for 1 sec (current leakage detection limit $=5 \mu \mathrm{~A}$ ).

## INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 15.

| Parameter | Symbol | Value | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- |
| Rated Dielectric Insulation Voltage |  | 1000 | V rms | 1 minute duration |
| Minimum External Air Gap (Clearance) | L(IO1) | 3.8 | mm min | Measured from input terminals to output <br> terminals, shortest distance through air |
| Minimum External Tracking (Creepage) |  | 2.8 | mm min | Measured from input terminals to output <br> terminals, shortest distance path along body |
| Minimum Internal Gap (Internal Clearance) | 2.6 | $\mu \mathrm{~m}$ min | Insulation distance through insulation <br> DIN IEC 112/VDE 0303 Part 1 |  |
| Tracking Resistance (Comparative Tracking Index) <br> Isolation Group | CTI | $>400$ | V | Material Group (DIN VDE 0110, 1/89, Table 1) |



## RECOMMENDED OPERATING CONDITIONS

Table 16.

| Parameter | Symbol | Min | Max | Unit |
| :--- | :--- | :--- | :--- | :--- |
| Operating Temperature | $\mathrm{T}_{\mathrm{A}}$ | -40 | +105 | ${ }^{\circ} \mathrm{C}$ |
| Supply Voltages ${ }^{1}$ | $\mathrm{~V}_{\mathrm{DD} 1}, \mathrm{~V}_{\mathrm{DD} 2}$ | 3.0 | 5.5 | V |
| Input Signal Rise and Fall |  |  | 1.0 | ms |
| $\quad$ Times |  |  |  |  |

${ }^{1}$ All voltages are relative to their respective grounds. See the DC Correctness section for information about immunity to external magnetic fields.

Figure 5. Thermal Derating Curve, Dependence of Safety-Limiting Values on Case Temperature per DIN V VDE V 0884-10

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.
Table 17.

| Parameter | Rating |
| :---: | :---: |
| Storage Temperature ( $\mathrm{T}_{\text {ST }}$ ) Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Ambient Operating Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ |
| Supply Voltages (VDD1, $\mathrm{V}_{\text {D } 22}$ ) | -0.5 V to +7.0 V |
|  | -0.5 V to $\mathrm{V}_{\text {DII }}+0.5 \mathrm{~V}$ |
| Output Voltages ( $\mathrm{V}_{O A}, V_{O B}, V_{O C}, V_{O D}, V_{I E}$, $\left.V_{\text {IF }}\right)^{1,2}$ | -0.5 V to $\mathrm{V}_{\text {DDO }}+0.5 \mathrm{~V}$ |
| Average Output Current per $\mathrm{Pin}^{3}$ |  |
| Side 1 ( $\mathrm{lol}_{1}$ ) | -10 mA to +10 mA |
| Side 2 ( $\mathrm{lo}^{2}$ ) | -10 mA to +10 mA |
| Common-Mode Transients ${ }^{3}$ | $-100 \mathrm{kV} / \mu \mathrm{s}$ to $+100 \mathrm{kV} / \mu \mathrm{s}$ |

${ }^{1} V_{D D I}$ and $V_{D D O}$ refer to the supply voltages on the input and output sides of a given channel, respectively. See the Printed Circuit Board Layout section.
${ }^{2}$ See Figure 5 for maximum rated current values for various temperatures.
${ }^{3}$ Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

Table 18. Maximum Continuous Working Voltage ${ }^{1}$

| Parameter | Max | Unit | Constraint |
| :--- | :--- | :--- | :--- |
| AC Voltage, Bipolar Waveform | 420 | V peak | 50 -year minimum lifetime |
| AC Voltage, Unipolar Waveform |  |  |  |
| Basic Insulation | 420 | V peak | 50 -year minimum lifetime |
| DC Voltage | 420 | V peak | 50 -year minimum lifetime |
| $\quad$ Basic Insulation |  |  |  |

${ }^{1}$ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more information.
Table 19. Truth Table (Positive Logic)

| $\mathrm{V}_{\text {Ix }}$ Input ${ }^{1}$ | $\mathrm{V}_{\text {DDI }}$ State ${ }^{2}$ | V ${ }_{\text {doo }}$ State ${ }^{3}$ | VoxOutput ${ }^{1}$ | Description |
| :---: | :---: | :---: | :---: | :---: |
| H | Powered | Powered | H | Normal operation; data is high. |
| L | Powered | Powered | L | Normal operation; data is low. |
| X | Unpowered | Powered | H | Input unpowered. Output pins are in the default high state. Outputs return to input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDI }}$ power restoration. See the pin function descriptions (Table 20 through Table 23) for more information. |
| X | Powered | Unpowered | Z | Output unpowered. Output pins are in high impedance state. Outputs return to input state within $1.6 \mu \mathrm{~s}$ of $\mathrm{V}_{\text {DDo }}$ power restoration. See the pin function descriptions (Table 20 through Table 23Table 22) for more information. |

[^5]
## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS


*PIN 2 AND PIN 10 ARE INTERNALLY CONNECTED. CONNECTING BOTH PINS TO PCB SIDE 1 GROUND IS RECOMMENDED. PIN 11 AND PIN 19 ARE INTERNALLY CONNECTED. CONNECTING BOTH PINS TO PCB SIDE 2 GROUND IS RECOMMENDED.

Figure 6. ADuM7640 Pin Configuration
Table 20. ADuM7640 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VDDIA | Supply Voltage A for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 1 must be connected externally to Pin 7. Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDIA}}($ Pin 1$)$ and $\mathrm{GND}_{1}$ (Pin 2). |
| 2 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | $V_{\text {ID }}$ | Logic Input D. |
| 7 | $V_{\text {DDIB }}$ | Supply Voltage B for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 7 must be connected externally to Pin 1. Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDIB}}$ (Pin 7) and GND 1 (Pin 10). |
| 8 | $\mathrm{V}_{\mathrm{IE}}$ | Logic Input E. |
| 9 | $\mathrm{V}_{\text {IF }}$ | Logic Input F. |
| 10 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 12 | Vof | Logic Output F. |
| 13 | Voe | Logic Output E. |
| 14 | $V_{\text {DD2B }}$ | Supply Voltage B for Isolator Side $2(3.0 \mathrm{~V}$ to 5.5 V$)$. Pin 14 must be connected externally to Pin 20. Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 2 \mathrm{~B}}(\operatorname{Pin} 14)$ and $\mathrm{GND}_{2}$ (Pin 11). |
| 15 | Vod | Logic Output D. |
| 16 | Voc | Logic Output C. |
| 17 | $V_{\text {OB }}$ | Logic Output B. |
| 18 | VoA | Logic Output A. |
| 19 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 20 | $V_{\text {DD2A }}$ | Supply Voltage A for Isolator Side $2(3.0 \mathrm{~V}$ to 5.5 V$)$. Pin 20 must be connected externally to Pin 14 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 2 \mathrm{~A}}(\operatorname{Pin} 20)$ and $\mathrm{GND}_{2}(\operatorname{Pin} 19)$. |

Reference the AN-1109 Application Note for specific layout guidelines.

## ADuM7640/ADuM7641/ADuM7642/ADuM7643



Table 21. ADuM7641 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $V_{\text {DDIA }}$ | Supply Voltage A for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 1 must be connected externally to Pin 7 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDIA}}($ Pin 1$)$ and $\mathrm{GND}_{1}$ (Pin 2). |
| 2 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | $V V_{\text {ID }}$ | Logic Input D. |
| 7 | $V_{\text {DDIB }}$ | Supply Voltage B for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 7 must be connected externally to Pin 1 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDIB}}$ (Pin 7) and GND 1 (Pin 10). |
| 8 | Voe | Logic Output E. |
| 9 | $\mathrm{V}_{\text {IF }}$ | Logic Input F. |
| 10 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 12 | Vof | Logic Output F. |
| 13 | $\mathrm{V}_{\text {IE }}$ | Logic Input E. |
| 14 | $V_{\text {DD2 }}$ | Supply Voltage B for Isolator Side $2(3.0 \mathrm{~V}$ to 5.5 V$)$. Pin 14 must be connected externally to Pin 20. Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD2B}}(\operatorname{Pin} 14)$ and $\mathrm{GND}_{2}$ (Pin 11). |
| 15 | Vod | Logic Output D. |
| 16 | Voc | Logic Output C. |
| 17 | $\mathrm{V}_{\text {о }}$ | Logic Output B. |
| 18 | VoA | Logic Output A. |
| 19 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 20 | $V_{\text {DD2A }}$ | Supply Voltage A for Isolator Side $2(3.0 \mathrm{~V}$ to 5.5 V$)$. Pin 20 must be connected externally to Pin 14 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD2A}}(\operatorname{Pin} 20)$ and $\mathrm{GND}_{2}$ (Pin 19). |

Reference the AN-1109 Application Note for specific layout guidelines.


Table 22. ADuM7642 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\mathrm{V}_{\text {DD1A }}$ | Supply Voltage A for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 1 must be connected externally to Pin 7 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDIA}}(\operatorname{Pin} 1)$ and $\mathrm{GND}_{1}$ (Pin 2). |
| 2 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 3 | $\mathrm{V}_{\text {IA }}$ | Logic Input A. |
| 4 | $\mathrm{V}_{\text {IB }}$ | Logic Input B. |
| 5 | VIC | Logic Input C. |
| 6 | Vod | Logic Output D. |
| 7 | $V_{\text {DD1B }}$ | Supply Voltage B for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 7 must be connected externally to Pin 1 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD1B}}$ (Pin 7) and GND ${ }_{1}(\operatorname{Pin} 10)$. |
| 8 | Voe | Logic Output E. |
| 9 | $\mathrm{V}_{\text {IF }}$ | Logic Input F. |
| 10 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 12 | $\mathrm{V}_{\text {OF }}$ | Logic Output F. |
| 13 | VIE | Logic Input E. |
| 14 | VDD2B | Supply Voltage B for Isolator Side 2 ( 3.0 V to 5.5 V ). Pin 14 must be connected externally to Pin 20 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 2 \mathrm{~B}}(\operatorname{Pin} 14)$ and $\mathrm{GND}_{2}(\operatorname{Pin} 11)$. |
| 15 | VID | Logic Input D. |
| 16 | Voc | Logic Output C. |
| 17 | $\mathrm{V}_{\text {OB }}$ | Logic Output B. |
| 18 | V ${ }_{\text {OA }}$ | Logic Output A. |
| 19 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 20 | $\mathrm{V}_{\text {DD2 }}$ | Supply Voltage A for Isolator Side $2(3.0 \mathrm{~V}$ to 5.5 V ). Pin 20 must be connected externally to Pin 14 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD} 2 \mathrm{~A}}(\operatorname{Pin} 20)$ and $\mathrm{GND}_{2}(\operatorname{Pin} 19)$. |

Reference the AN-1109 Application Note for specific layout guidelines.

## ADuM7640/ADuM7641/ADuM7642/ADuM7643



Table 23. ADuM7643 Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | VDDIA | Supply Voltage A for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 1 must be connected externally to Pin 7 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDIA}}(\operatorname{Pin} 1)$ and $\mathrm{GND}_{1}(\operatorname{Pin} 2)$. |
| 2 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 3 | $V_{\text {IA }}$ | Logic Input A. |
| 4 | $V_{\text {I }}$ | Logic Input B. |
| 5 | Voc | Logic Output C. |
| 6 | Vod | Logic Output D. |
| 7 | $V_{\text {DDIB }}$ | Supply Voltage B for Isolator Side 1 ( 3.0 V to 5.5 V ). Pin 7 must be connected externally to Pin 1 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DDIB}}$ (Pin 7) and GND 1 (Pin 10). |
| 8 | Voe | Logic Output E. |
| 9 | $\mathrm{V}_{\text {IF }}$ | Logic Input F. |
| 10 | $\mathrm{GND}_{1}$ | Ground Reference for Isolator Side 1. Pin 2 and Pin 10 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 11 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 12 | Vof | Logic Output F. |
| 13 | $\mathrm{V}_{\text {IE }}$ | Logic Input E. |
| 14 | $V_{\text {DD2B }}$ | Supply Voltage B for Isolator Side 2 ( 3.0 V to 5.5 V ). Pin 14 must be connected externally to Pin 20 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD2B}}(\operatorname{Pin} 14)$ and $\mathrm{GND}_{2}$ (Pin 11). |
| 15 | $V_{\text {ID }}$ | Logic Input D. |
| 16 | VIC | Logic Input C. |
| 17 | $V_{\text {OB }}$ | Logic Output B. |
| 18 | VoA | Logic Output A. |
| 19 | $\mathrm{GND}_{2}$ | Ground Reference for Isolator Side 2. Pin 11 and Pin 19 are internally connected, and connecting both pins to the PCB ground plane is recommended. |
| 20 | $V_{\text {DD2A }}$ | Supply Voltage A for Isolator Side $2(3.0 \mathrm{~V}$ to 5.5 V$)$. Pin 20 must be connected externally to Pin 14 . Connect a $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$ between $\mathrm{V}_{\mathrm{DD2A}}\left(\right.$ Pin 20) and $\mathrm{GND}_{2}$ (Pin 19). |

Reference the AN-1109 Application Note for specific layout guidelines.

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 10. Typical Supply Current per Input Channel vs. Data Rate for 5 V and 3.3 V Operation


Figure 11. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3.3 V Operation (No Output Load)


Figure 12. Typical Supply Current per Output Channel vs. Data Rate for 5 V and 3.3 V Operation (15 pF Output Load)


Figure 13. Typical ADuM7640 VDD1 Supply Current vs. Data Rate for 5 V and 3.3 V Operation


Figure 14. Typical ADuM7640 VDD2 Supply Current vs. Data Rate for 5 V and 3.3 V Operation


Figure 15. Typical ADuM7641 VDD1 Supply Current vs. Data Rate for 5 V and 3.3 V Operation


Figure 16. Typical ADuM7641 VDD2 Supply Current vs. Data Rate for 5 V and 3.3 V Operation


Figure 17. Typical ADuM7642 VDD1 Supply Current vs. Data Rate for 5 V and 3.3 V Operation


Figure 18. Typical ADuM7642 VDD2 Supply Current vs. Data Rate for 5 V and 3.3 V Operation


Figure 19. Typical ADuM7643 VDD1 or VDD2 Supply Current vs. Data Rate for 5 V and 3.3 V Operation

## APPLICATIONS INFORMATION

## PRINTED CIRCUIT BOARD LAYOUT

The ADuM7640/ADuM7641/ADuM7642/ADuM7643 digital isolators require no external interface circuitry for the logic interfaces. Power supply bypassing is strongly recommended at the input and output supply pins (see Figure 20). Connect four bypass capacitors between Pin 1 and Pin 2 for $\mathrm{V}_{\text {DDIA }}$, between Pin 7 and Pin 10 for $V_{D D 1 B}$, between Pin 11 and Pin 14 for $V_{\text {DD2B }}$, and between Pin 19 and Pin 20 for $V_{\text {dD2A }}$. Connect the $V_{\text {dDiA }}$ supply pin and the $V_{\text {DDIB }}$ supply pin together, and connect the $V_{\text {DD2B }}$ supply pin and $V_{\text {DD2A }}$ supply pin together. The capacitor values should be from $0.01 \mu \mathrm{~F}$ to $0.1 \mu \mathrm{~F}$. The total lead length between both ends of the capacitor and the power supply pin should not exceed 20 mm .


In applications involving high common-mode transients, it is important to minimize board coupling across the isolation barrier. Furthermore, users should design the board layout so that any coupling that occurs affects all pins equally on a given component side. Failure to follow this design guideline can cause voltage differentials between pins that exceed the absolute maximum ratings of the device, which can lead to latch-up or permanent damage.

With proper PCB design choices, the ADuM7640/ADuM7641/ ADuM7642/ADuM7643 can readily meet CISPR 22 Class A (and FCC Class A) emissions standards, as well as the more stringent CISPR 22 Class B (and FCC Class B) standards in an unshielded environment. For PCB-related EMI mitigation techniques, including board layout and stack-up issues, see the AN-1109 Application Note.

## PROPAGATION DELAY-RELATED PARAMETERS

Propagation delay is a parameter that describes the time it takes a logic signal to propagate through a component. The input-tooutput propagation delay time for a high-to-low transition may differ from the propagation delay time for a low-to-high transition.


Figure 21. Propagation Delay Parameters
Pulse width distortion is the maximum difference between these two propagation delay values and is an indication of how accurately the timing of the input signal is preserved.

Channel-to-channel matching refers to the maximum amount of time that the propagation delay differs between channels within a single ADuM7640/ADuM7641/ADuM7642/ADuM7643 component.
Propagation delay skew refers to the maximum amount of time that the propagation delay differs between multiple ADuM7640/ ADuM7641/ADuM7642/ADuM7643 components operating under the same conditions.

## DC CORRECTNESS

Positive and negative logic transitions at the isolator input cause narrow ( $\sim 1 \mathrm{~ns}$ ) pulses to be sent to the decoder using the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than $\sim 1 \mu \mathrm{~s}$, a periodic set of refresh pulses indicative of the correct input state is sent to ensure dc correctness at the output. If the decoder receives no internal pulses for more than approximately $5 \mu \mathrm{~s}$, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default high state by the watchdog timer circuit.

## MAGNETIC FIELD IMMUNITY

The magnetic field immunity of the ADuM7640/ADuM7641/ $\mathrm{ADuM} 7642 / \mathrm{ADuM} 7643$ is determined by the changing magnetic field, which induces a voltage in the transformer receiving coil large enough to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM7640/ADuM7641/ ADuM7642/ADuM7643 is examined because it represents the most susceptible mode of operation.
The pulses at the transformer output have an amplitude greater than 1.0 V . The decoder has a sensing threshold at approximately 0.5 V , thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$
V=(-d \beta / d t) \sum \pi r_{n}^{2} ; n=1,2, \ldots, N
$$

where:
$\beta$ is magnetic flux density (gauss).
$r_{n}$ is the radius of the $\mathrm{n}^{\text {th }}$ turn in the receiving coil ( cm ).
$N$ is the total number of turns in the receiving coil.
Given the geometry of the receiving coil in the ADuM7640/
ADuM7641/ADuM7642/ADuM7643 and an imposed requirement that the induced voltage be, at most, $50 \%$ of the 0.5 V margin at the decoder, a maximum allowable magnetic field at a given frequency can be calculated. The result is shown in Figure 22.


Figure 22. Maximum Allowable External Magnetic Flux Density
For example, at a magnetic field frequency of 1 MHz , the maximum allowable magnetic field of 0.5 kgauss induces a voltage of 0.25 V at the receiving coil. This voltage is approximately $50 \%$ of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse and is of the worst-case polarity, it reduces the received pulse from $>1.0 \mathrm{~V}$ to 0.75 V , still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADuM7640/ ADuM7641/ADuM7642/ADuM7643 transformers. Figure 23 shows these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 23, the ADuM7640/ ADuM7641/ADuM7642/ADuM7643 are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example noted previously, a 1.2 kA current would have to be placed 5 mm away from the ADuM7640/ADuM7641/
ADuM7642/ADuM7643 to affect the operation of the component.


Figure 23. Maximum Allowable Current for Various Current-to-ADuM7640/ADuM7641/ADuM7642/ADuM7643 Spacings

Note that at combinations of strong magnetic field and high frequency, any loops formed by printed circuit board traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Take care in the layout of such traces to avoid this possibility.

## POWER CONSUMPTION

The supply current at a given channel of the ADuM7640/ ADuM7641/ADuM7642/ADuM7643 isolator is a function of the supply voltage, the data rate of the channel, and the output load of the channel.

For each input channel, the supply current is given by

$$
\begin{array}{ll}
I_{D D I}=I_{D D I(Q)} & f \leq 0.5 f_{r} \\
I_{D D I}=I_{D D I}(D) \times\left(2 f-f_{r}\right)+I_{D D I(Q)} & f>0.5 f_{r}
\end{array}
$$

For each output channel, the supply current is given by

$$
\begin{aligned}
& I_{D D O}=I_{D D O(Q)} \quad f \leq 0.5 f_{r} \\
& I_{D D O}=\left(I_{D D O(D)}+\left(0.5 \times 10^{-3}\right) \times C_{L} \times V_{D D O}\right) \times\left(2 f-f_{r}\right)+I_{D D O(Q)} \\
& f>0.5 f_{r}
\end{aligned}
$$

where:
$I_{D D I(D)}, I_{D D O(D)}$ are the input and output dynamic supply currents per channel (mA/Mbps).
$I_{D D I(Q)}, I_{D D O(Q)}$ are the specified input and output quiescent supply currents (mA).
$f$ is the input logic signal frequency $(\mathrm{MHz})$; it is half the input data rate, expressed in units of Mbps.
$f_{r}$ is the input stage refresh rate (Mbps).
$C_{L}$ is the output load capacitance ( pF ).
$V_{D D O}$ is the output supply voltage ( V ).

To calculate the total $V_{D D 1}$ and $V_{\text {DD2 }}$ supply current, the supply currents for each input and output channel corresponding to $V_{D D 1}$ and $V_{D D 2}$ are calculated and totaled. Figure 10 and Figure 11 show per-channel supply currents as a function of data rate for an unloaded output condition. Figure 12 shows the per-channel supply current as a function of data rate for a 15 pF output condition. Figure 13 through Figure 17 show the total VDDI and $V_{\text {DD2 }}$ supply current as a function of data rate for ADuM7640/ ADuM7641/ADuM7642/ADuM7643 channel configurations.

## INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation depends on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM7640/ADuM7641/ADuM7642/ ADuM7643 components.
Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage. The values shown in Table 18 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition and the maximum working voltages. In many cases, the approved working voltage is higher than the 50 -year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The insulation lifetime of the ADuM7640/ADuM7641/ ADuM7642/ADuM7643 depends on the voltage waveform type imposed across the isolation barrier. The $i$ Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 24, Figure 25, and Figure 26 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. The goal of a 50 -year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.
In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50 -year service life. The working voltages listed in Table 18 can be applied while maintaining the 50 -year minimum lifetime, provided that the voltage conforms to either the unipolar ac or dc voltage case. Any cross-insulation voltage waveform that does not conform to Figure 25 or Figure 26 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 18.
The voltage presented in Figure 25 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V .

RATED PEAK VOLTAGE


Figure 24. Bipolar AC Waveform
rated peak voltage


Figure 25. Unipolar AC Waveform

RATED PEAK VOLTAGE


Figure 26. DC Waveform

## ADuM7640/ADuM7641/ADuM7642/ADuM7643

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AD
CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 27. 20-Lead Shrink Small Outline Package [QSOP] (RQ-20)
Dimensions shown in inches and (millimeters)

## ORDERING GUIDE

| Model ${ }^{1}$ | Number of Inputs, $V_{\text {DD } 1}$ Side | Number of Inputs, $V_{\text {DD } 2}$ Side | Maximum Data Rate | Maximum Propagation Delay, 5 V | Maximum Pulse Width Distortion | Temperature Range | Package Description | Package Option |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADuM7640ARQZ | 6 | 0 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7640ARQZ-RL7 | 6 | 0 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |
| ADuM7640CRQZ | 6 | 0 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7640CRQZ-RL7 | 6 | 0 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |
| ADuM7641ARQZ | 5 | 1 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7641ARQZ-RL7 | 5 | 1 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |
| ADuM7641CRQZ | 5 | 1 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7641CRQZ-RL7 | 5 | 1 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |
| ADuM7642ARQZ | 4 | 2 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7642ARQZ-RL7 | 4 | 2 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |
| ADuM7642CRQZ | 4 | 2 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7642CRQZ-RL7 | 4 | 2 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |
| ADuM7643ARQZ | 3 | 3 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7643ARQZ-RL7 | 3 | 3 | 1 Mbps | 20 ns | 75 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |
| ADuM7643CRQZ | 3 | 3 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP | RQ-20 |
| ADuM7643CRQZ-RL7 | 3 | 3 | 25 Mbps | 14 ns | 50 ns | $-40^{\circ} \mathrm{C}$ to $+105^{\circ} \mathrm{C}$ | 20-Lead QSOP, <br> 7" Tape and Reel | RQ-20 |

${ }^{1} Z=$ RoHS Compliant Part.


[^0]:    ${ }^{1}$ Protected by U.S. Patents $5,952,849 ; 6,873,065$; and $7,075,329$. Other patents pending.

[^1]:    ${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{OL}}<0.8 \times \mathrm{V}_{\mathrm{DDL}}$ or $\mathrm{V}_{\mathrm{OH}}>0.7 \times \mathrm{V}_{\text {DDI|x. }}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^2]:    ${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\mathrm{OL}}<0.8 \mathrm{~V}_{\text {DDLX }}$ or $\mathrm{V}_{\mathrm{OH}}>0.7 \times \mathrm{V}_{\text {DDIX }}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^3]:    ${ }^{1}|C M|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining $\mathrm{V}_{\text {OL }}<0.8 \mathrm{~V}_{\mathrm{DDLx}}$ or $\mathrm{V}_{\mathrm{OH}}>0.7 \times \mathrm{V}_{\text {DDIx. }}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^4]:    ${ }^{1}|\mathrm{CM}|$ is the maximum common-mode voltage slew rate that can be sustained while maintaining VOL $<0.8 \mathrm{VDDLx}$ or $\mathrm{VOH}>0.7 \times \mathrm{VDDIx}$. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

[^5]:    ${ }^{1} V_{1 x}$ and $V_{0 x}$ refer to the input and output signals of a given channel ( $A, B, C, D, E$ or $F$ ).
    ${ }^{2} V_{\text {DDI }}$ refers to the supply voltage on the input side of a given channel ( $A, B, C, D, E$ or $F$ ).
    ${ }^{3} V_{D D O}$ refers to the supply voltage on the output side of a given channel ( $A, B, C, D, E$ or $F$ ).

