

Stereo 2.6W Audio Power Amplifier


Features

- Operating Voltage: 3.0 ~ 5.5V
- Low Shutdown Current
 - $-I_{pp} = 0.5$ mA (Typical) at $V_{pp} = 5$ V
- Selectable Bridge-Tied Load (BTL) or Singled-Ended (SE) Operation
- Output Power (BTL) at 1% THD+N, V_{pp}= 5V
 - 2.4W at R, = 3W
 - 2.0W at R, = 4W
 - $1.3W \text{ at R}_1 = 8W$
- Output Power (SE) at 1% THD+N, V_{DD}= 5V
 - 160mW at R, = 16W
 - 85mW at R, = 32W
- Depop Circuitry Integrated
- Thermal and Over-Current Protections
- Short Circuit Protection
- Space Saving Packaging
 - 4mmx4mm 16-Lead Thin QFN Package (TQFN4X4-16)
 - 3mmx3mm 16-Lead Thin QFN Package (TQFN3X3-16)
- Lead Free and Green Devices Available (RoHS Compliant)

Applications

- Handsets
- Portable Multimedia Devices
- Notebooks

Simplified Application Circuit




General Description

The APA2036/APA2036A is a stereo audio power amplifier in a TQFN4x4-16 or TQFN3x3-16 (APA2036A) package. To simplify the audio system design in notebook computer applications, the APA2036/APA2036A combines a stereo bridge-tied mode for speaker drive and a stereo single-end mode for headphone drive into a single chip, where both modes are easily switched by the SE/BTL input control pin signal. When the APA2036/APA2036A is in the BTL mode with 5V supply voltage, it is capable of delivering 2.4W/2.0W/1.3W of continuous output power per channel into $3\Omega/4\Omega/8\Omega$ load (Speaker) with less than 1% THD+N respectively. When the APA2036/APA2036A operates in the single-ended mode, it is capable of delivering 160mW/85mW of continuous output power per channel into $16\Omega/32\Omega$ load (Headphone).

The APA2036/APA2036A also serves low-voltage applications well.

The APA2036/APA2036A, with 3.3V supply voltage, provides 900mW (at 1% THD+N) per channel into 4Ω load. Both of the depop circuitry and the thermal shutdown protection circuitry are integrated in the APA2036/APA2036A. The depop function reduces pops and clicks noise during power on/off and enable/shutdown processes. The thermal protection protects the chip from being destroyed by over-temperature failure. For power sensitive applications, the APA2036/APA2036A also features a shutdown function which reduces the supply current only 0.5µA (typical).




ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

Rev. A.3 - Jun., 2013




Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020C for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or CI does not exceed 900ppm by weight in homogeneous material and total of Br and CI does not exceed 1500ppm by weight).

Pin Configuration





Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V _{DD}	Supply Voltage	-0.3 to 6	V
	Input Voltage (SE/BTL, SHUTDOWN, RINN, LINN, RBYPASS, LBYPASS)	-0.3 to V _{DD} +0.3	V
	Output Voltage (ROUTP, ROUTN, LOUTP, LOUTN)	-0.3 to V _{DD} +0.3	V
T _A	Operating Ambient Temperature Range	-40 to 85	°C
TJ	Maximum Junction Temperature	150	°C
T _{STG}	Storage Temperature Range	-65 to 150	°C
T _{SDR}	Maximum Lead Soldering Temperature, 10 seconds	260	°C
P _D	Power Dissipation	Internally Limited	W

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics (Note 2,3)

	Symbol	Parameter	Typical Value	Unit
Γ		Thermal Resistance - Junction to Ambient (Note 2)		
ı	$ heta_{\sf JA}$	TQFN4x4-10	45	
		TQFN3x3-10	60	°C/W
Γ		Junction-to-Case Resistance in Free Air (Note 3)		C/VV
ı	$\theta_{\sf JC}$	TQFN4x4-10	9	
L	-	TQFN3x3-10	12	

Note 2 : θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. The thermal pad of TQFN4x4-16 and TQFN3x3-16 is soldered directly on the PCB.

Recommended Operating Conditions

Symbol	Parameter		Range	Unit
V_{DD}	Supply Voltage		3.0 ~ 5.5	V
\/	Lligh lovel throughold veltage	SHUTDOWN	0.4 V _{DD} ~ V _{DD}	V
V_{IH}	High level threshold voltage	SE/BTL	0.8 V _{DD} ~ V _{DD}	V
\/	Low level threshold voltage	SHUTDOWN	0 ~ 1.0	V
V_{IL}	Low level trileshold voltage	SE/BTL	0 ~ 0.6V _{DD}	V
V _{IC}	Common mode input voltage		~ V _{DD} -0.5	V
T _A	Ambient Temperature Range		-40 ~ 85	°C
TJ	Junction Temperature Range		-40 ~ 125	°C
R _L	Speaker Resistance		3 ~	Ω
R_L	Headphone Resistance		16 ~	Ω

Rev. A.3 - Jun., 2013

Note 3 : The case temperature is measured at the center of the thermal pad on the underside of the TQFN4x4-16 and TQFN3x3-16 packages.




Electrical Characteristics


Unless otherwise noted, these specifications apply over V_{DD} =5V, V_{GND} =0V, T_A = -40 ~ 85°C, Typical values are at T_A = 25°C


0	D	To al O an dist	Test Conditions		2036/APA2	2036A	Unit
Symbol	Parameter	l'est Conditio	ons	Min.	Тур.	Max.	Unit
V_{DD}	Supply Voltage			3	-	5.5	V
		V _{SE/BTL} =0V V _{SE/BTL} =5V		-	5.5	13.5	
I _{DD}	Supply Current			-	3	7.5	mA
I _{SD}	Shutdown Current	V _{SHUTDOWN} =5V		-	0.5	5	μΑ
T _{START-UP}	Start-Up time from Shutdown	C _B =2.2μF		-	700	-	ms
BTL MODE,	V _{DD} =5V				•		•
			R _L =3Ω	-	2.4	-	
		THD+N=1%, f _{in} =1kHz	R _L =4Ω	-	2.0	-	
_			R _L =8Ω	1.1	1.3	-	1 ,,,
Po	Output Power		R _L =3Ω	-	3.0	-	W
		THD+N=10%, f _{in} =1kHz	R _L =4Ω	-	2.6	-	
			R _L =8Ω	-	1.6	-	
T. 15. A.	Total Harmonic Distortion	6 4115	$R_L=4\Omega$ $P_O=1.3W$	-	0.06	-	0/
THD+N	Pulse Noise	f _{in} =1kHz	$R_L=8\Omega$ $P_O=0.9W$	-	0.03	-	- %
PSRR	Power Supply Rejection Ratio	$R_L=8\Omega$, $f_{in}=217Hz$	•	-	61	-	dB
Vos	Output Offset Voltage	V _{IN} =0V		-	10	-	mV
Crosstalk	Channel separation	R _L =8Ω, P _O =0.9W, f _{in} =1kł	Hz	-	100	-	dB
S/N	Signal to Noise Ratio	R _L =8Ω, P _O =1.1W, A_wei	ghting	-	93	-	dB
Vn	Noise Output Voltage	R _L =8Ω		-	22	-	μV(rms
SE MODE, V	_{DD} =5V			•		Į.	ļ.
			R _L =16Ω	-	160	-	
_		THD+N=1%, f _{in} =1kHz	R _L =32Ω	70	85	-	Ī
Po	Output Power	TUD N. 400/ (4111	R _L =16Ω	-	210	-	mW
		THD+N=10%, f _{in} =1kHz	P_{L} $P_{$		110	-	
THD+N	Total Harmonic Distortion Pulse Noise	f _{in} =1kHz	$R_L=32\Omega$ $P_O=60$ mW	-	0.02	-	%
PSRR	Power Supply Rejection Ratio	R _L =32Ω, f _{in} =217Hz	1	-	60	-	dB
Vos	Output Offset Voltage	V _{IN} =0V		-	10	-	mV
Crosstalk	Channel Separation	$R_L=32\Omega$, $P_O=60$ mW, $f_{in}=6$	1kHz	-	85	-	dB
S/N	Signal to Noise Ratio	R _L =32Ω, P _O =65mW, A_v	veighting	-	100	-	dB
Vn	Noise Output Voltage	R _L =32Ω		-	8	-	μV(rms





Typical Operating Characteristics





















































Output Noise Voltage vs. Frequency
























































Output Power vs. Supply Voltage




Power Dissipation vs. Output Power




Power Dissipation vs. Output Power



Supply Current vs. Output Power




Supply Current vs. Output Power






Supply Current vs. Supply Voltage




GSM Power Supply Rejection vs. Frequency





Operating Waveforms

GSM Power Supply Rejection vs. Time




CH1: V_{DD}, 500mV/Div, DC Voltage Offset = 5.0V

CH2: $V_{OUT}(V_{OUTP}-V_{OUTN})$, 20mV/Div, DC

TIME: 20ms/Div

Output Transient at Power-On




CH1: V_{DD} , 1V/Div, DC CH2: V_{OUTP} , 1V/Div, DC

CH3: $V_{OUT}(V_{OUTP}-V_{OUTN})$, 50mV/Div, DC

TIME: 100ms/Div

Output Transient at Shutdown Active




CH1: V_{SHUTDOWN}, 1V/Div, DC CH2: V_{OUTP}, 1V/Div, DC

CH3: $V_{OUT}(V_{OUTP}-V_{OUTN})$, 50mV/Div, DC

TIME: 500ms/Div

Output Transient at Shutdown Release




CH1: V_{SHUTDOWN}, 1V/Div, DC CH2: V_{OUTP}, 1V/Div, DC

 $\text{CH3: V}_{\text{OUT}}(\text{V}_{\text{OUTP}}\text{-V}_{\text{OUTN}})\text{, 50mV/Div, DC}$

TIME: 100ms/Div



Block Diagram




Pin Description

PIN		FUNCTION
NO.	NAME	FUNCTION
1,4,9,11	GND	Ground connection of circuitry. Connect all GND pins to the thermal pad and system ground plane.
2	SE/BTL	Output Mode control pin, high for SE output mode and low for BTL mode.
3	SHUTDOWN	Shutdown mode control pin. Pulling high the voltage on this pin shuts off the IC. In shutdown mode, the IC only draws 0.5µA (typical) of supply current.
5	LOUTN	Left channel output in BTL mode, high impedance in SE mode.
6,15	VDD	Supply voltage input pin. Connect all of the VDD pins to supply voltage.
7	LOUTP	Left channel output in BTL mode and SE mode. As "Typical Application Circuit" shown, this pin's output signal is inverted against LINN input signal.
8	LINN	Left channel input terminal.
10	LBYPASS	Bypass capacitor connection pin for the bias voltage generator.
12	RBYPASS	Bypass capacitor connection pin for the bias voltage generator.
13	RINN	Right channel input terminal.
14	ROUTP	Right channel output in BTL mode and SE mode. As "Typical Application Circuit" shown, this pin's output signal is inverted against RINN input signal.
16	ROUTN	Right channel output in BTL mode, high impedance in SE mode.



Typical Application Circuit





Function Description

Bridge-Tied Load (BTL) Operation




Figure 1. APA2036/APA2036A Internal Configuration (each channel)

The power amplifier's (OP1) gain is set by external resistance R_i and R_i , while the second amplifier (OP2) is internally fixed in a unity-gain and inverting configuration. Figure 1 shows that the output of OP1 is connected to the input of OP2, which results in the output signals of both amplifiers with identical in magnitude but out of phase 180°. Consequently, the differential gain for each channel is 2X (Gain of SE mode).

By driving the load differentially through outputs OUTP and OUTN, an amplifier configuration is commonly referred to established bridged mode. BTL mode operation is different from the classical single-ended SE amplifier configuration where one side of its load is connected to the ground.

A BTL amplifier design has a few distinct advantages over the SE configuration, as it provides differential drive to the load, thus doubles the output swing for a specified supply voltage.

When placed under the same conditions, a BTL amplifier has four times the output power of a SE amplifier. A BTL configuration, such as the one used in the APA2036/APA2036A, also creates a second advantage over SE amplifiers. Since the differential outputs, ROUTP, ROUTN, LOUTP, and LOUTN, are biased at half-supply, it's not necessary for DC voltage to be across the load. This eliminates the need for an output coupling capacitor which is required in a single supply, SE configuration.

Single-Ended (SE) Operation

To consider the single-supply SE configuration shown in the Typical Application Circuit, a coupling capacitor is required to block the DC offset voltage from reaching the load. These capacitors can be quite large (approximately $33\mu F$ to $1000\mu F$), so they tend to be expensive, occupy valuable PCB area, and have the additional drawback of limiting low-frequency performance of the system (refer to the Output Coupling Capacitor).

SE/BTL Mode Selection Function

The best cost saving feature of APA2036/APA2036A is that it can be switched easily between BTL and SE modes. This feature eliminates the requirement for an additional headphone amplifier in applications where internal stereo speakers are driven in the BTL mode but external headphone or speakers must be accommodated.

Inside of the APA2036/APA2036A, two separate amplifiers drive OUTP and OUTN (see Figure 1). The SE/BTL input controls the operation of the follower amplifier that drives LOUTP and ROUTN.

- When SE/BTL keeps low, the OP2 turns on and the APA2036/APA2036A is in the BTL mode.
- When SE/BTL keeps high, the OP2 is in a high output impedance state, which configures the APA2036/ APA2036A as SE driver from OUTP. I_{DD} is reduced by approximately one-half in SE mode.

Control of the SE/BTL input can be a logic-level TTL source or a resistor divider network or the stereo headphone jack with switch pin as shown in the Typical Application Circuit.




Figure 2. SE/BTL input selection by phonejack plug



Function Description (Cont.)

SE/BTL Mode Selection Function (Cont.)

In Figure 2, input SE/BTL operates as below:

When the phonejack plug is inserted, the $1k\Omega$ resistor is disconnected and the SE/BTL input is pulled high to enable the SE mode. Meanwhile, the OUTN amplifier is shut down which turns the speaker to be mute. The OUTP amplifier then drives through the output capacitor into the headphone jack. When there is no headphone plugged into the system, the contact pin of the headphone jack is connected from the signal pin, and the voltage divider is set up by resistors $100k\Omega$ and $1k\Omega$. Resistor $1k\Omega$ then is pulled low the SE/BTL pin, enabling the BTL function.

Shutdown Function

In order to reduce power consumption while not in use, the APA2036/APA2036A with shutdown function externally turns off the amplifier bias circuitry. This shutdown feature turns the amplifier off when logic high is placed on the SHUTDOWN pin for the APA2036/APA2036A. The trigger point between a logic high and logic low level is typical 0.4 V_{DD}. It would be better to switch between ground and the supply voltage V_{DD} to provide maximum device performance. By switching the SHUTDOWN pin to a high level, the amplifier enters to a low consumption current state; I_{DD} for the APA2036/APA2036A is in shutdown mode. In normal operation, the APA2036/APA2036A's SHUT-DOWN pin should be pulled to a low level to keep the IC out of the shutdown mode. The SHUTDOWN pin should be tied to a definite voltage to avoid unwanted state changing.

Thermal Protection

The over-temperature circuit limits the junction temperature of the APA2036/APA2036A. When the junction temperature exceeds $T_{\rm J}$ = +150°C, a thermal sensor turns off the amplifier, allowing the devices to cool. The thermal sensor allows the amplifier to start up after the junction temperature cools down about 125°C. The thermal protection is designed with a 25°C hysteresis to lower the average $T_{\rm J}$ during continuous thermal overload conditions, which is increasing lifetime of the IC.

Over-Current Protection

The APA2036/APA2036A monitors the output current. When the current exceeds the current-limit threshold, the APA2036/APA2036A turns off the output to prevent the IC damages from over-current or short-circuits condition. When the over-current occurs in power amplifier, the output buffer's current will be foldbacked to a low setting level, and it will release when over-current situation is no long existence. On the contrary, if the over-current period is long enough and the IC's junction temperature reaches the thermal protection threshold, the IC will enter thermal protection mode.



Application Information

Input Resistance (R_.)

The gain of the APA2036/APA2036A is set by the external resistors (R, and R,).

$$BTL Gain = -2 \times \frac{R_f}{R_i}$$
 (1)

SE Gain =
$$-\frac{R_f}{R_i}$$
 (2)

BTL mode operation brings the factor of 2 in the gain equation due to the inverting amplifier mirroring the voltage swing across the load. The input resistance will affect the low frequency performance of audio signal.

Input Capacitor (C_i)

In the typical application, an input capacitor (C_i) is required to allow the amplifier to bias the input signal to the proper DC level for optimum operation. In this case, C, and the minimum input impedance R, from a high-pass filter with the corner frequency are determined in the following

$$F_{C(highpass)} = \frac{1}{2\pi R_i C_i}$$
 (3)

The value of C_i is important to consider as it directly affects the low frequency performance of the circuit. Consider the example where R_i is $20k\Omega$ and the specification calls for a flat bass response down to 40Hz. Equation is reconfigured as below:

$$C_{i} = \frac{1}{2\pi R.F_{c}} \tag{4}$$

When input resistance variation is considered, the C is $0.2\mu F$, so a value in the range of $0.22\mu F$ to $1.0\mu F$ would be chosen. A further consideration for this capacitor is the leakage path from the input source through the input network (R, +R, C) to the load.

This leakage current creates a DC offset voltage at the input to the amplifier that reduces useful headroom, especially in high gain applications. For this reason, a lowleakage tantalum or ceramic capacitor is the best choice. When polarized capacitors are used, the positive side of the capacitor should face the amplifiers' input in most applications because the DC level of the amplifiers' inputs are held at V_{DD}/2. Please note that it is important to confirm the capacitor polarity in the application.

Effective Bypass Capacitor (C_D)

As to the other power amplifiers, proper supply bypassing is critical for low noise performance and high power supply rejection. The capacitors located on the bypass and power supply pins should be as close to the device as possible. The effect of a larger half-supply bypass capacitor will improve PSRR due to increased half-supply stability. Typical application employs a 5V regulator with 1.0μF and a 0.1μF bypass as supply filtering. This does not eliminate the need for bypassing the supply nodes of the APA2036/APA2036A. The selection of bypass capacitors, especially C_B, thus depends upon desired PSRR requirements, click-and-pop performance.

To avoid the start-up pop noise, the bypass voltage should rise slower than the input bias voltage and the relationship shown in equation (5) should be maintained.

$$C_B \frac{V_B}{20\mu} + 0.4 > 3R_iC_i$$
 (5)

The bypass capacitor is fed from a $160k\Omega$ resistor inside the amplifier. Bypass capacitor, $C_{_{B}}$, values of $1\mu F$ to $2.2\mu F$ ceramic or tantalum low-ESR capacitors are recommended for the best THD+N and noise performance. The bypass capacitance also effects the start up time. It is determined in the following equation:

$$T_{\text{start-up}} = C_{\text{B}} \frac{V_{\text{B}}}{20\mu} + 0.4$$

$$\text{Note: } V_{\text{B}} = \frac{1}{2} V_{\text{DD}}$$
(6)

For example, if $C_R = 2.2 \mu F$, $V_{DD} = 5V$, then the start-up time is 0.68s.

Output Coupling Capcaitor (C_c)

In the typical single-supply SE configuration, an output coupling capacitor (C_c) is required to block the DC bias at the output of the amplifier thus preventing DC currents in the load. As with the input coupling capacitor, the output coupling capacitor and impedance of the load form a highpass filter governed by the following equation:

$$F_{C(highpass)} = \frac{1}{2\pi R_L C_C}$$
 (7)

For example, a 330 μ F capacitor with an 8Ω speaker would attenuate low frequencies below 60.6Hz. The main disadvantage, from a performance standpoint, is typically



Application Information (Cont.)

Output Coupling Capcaitor (C_c) (Cont.)

small load impedance, which drives the low-frequency corner higher degrading the bass response. Large values of $\rm C_{\rm C}$ are required to pass low frequencies into the load.

Power Supply Decoupling (C_s)

The APA2036/APA2036A is a high-performance CMOS audio amplifier that requires adequate power supply decoupling to ensure the output total harmonic distortion (THD+N) is as low as possible. Power supply decoupling also prevents the oscillations being caused by long lead length between the amplifier and the speaker.

The optimum decoupling is achieved by using two different capacitors that target on different types of noise on the power supply leads. For higher frequency transients, spikes, or digital hash on the line, a good low equivalent-series-resistance (ESR) ceramic capacitor, typically $0.1\mu F$ is placed as close as possible to the device VDD lead works best. For filtering lower frequency noise signals, a large aluminum electrolytic capacitor of $10\mu F$ or greater placed near the audio power amplifier is recommended.

Optimizing Depop Circuitry

Circuitry has been included in the APA2036/APA2036A to minimize the amount of popping noise at power-up while not in shutdown mode. Popping occurs whenever a voltage step is applied to the speaker. In order to eliminate click-and- pop, all capacitors must be fully discharged before turn-on.

Rapid on/off switching of the device or the shutdown function will cause the click-and-pop circuitry. The value of C_i will also affect turn-on pops (refer to Effective Bypass Capacitance). The bypass voltage rises up but should be slower than input bias voltage. Although the bypass pin current source cannot be modified, the size of C_B can be changed to alter the device turn-on time and the amount of click-and-pops. By increasing the value of C_B , turn-on pop can be reduced. However, the tradeoff for using a larger bypass capacitor is to increase the turn-on time for this device. There is a linear relationship between the size of C_B and the turn-on time.

In a SE configuration, the output coupling capacitor ($C_{\rm c}$) is the particular concern. This capacitor discharges through the internal $10 {\rm k}\Omega$ resistors. Depending on the size of $C_{\rm c}$, the time constant can be relatively large. To reduce transients in SE mode, an external $1 {\rm k}\Omega$ resistor can be placed in parallel with the internal $10 {\rm k}\Omega$ resistor. The tradeoff for using this resistor is an increase in quiescent current.

In most cases, choosing a small value of C_i in the range of $0.22\mu F$ to $1\mu F$ and C_B being equal to $2.2\mu F$ should cause a virtually click-less and pop-less turn-on.

A high gain amplifier intensifies the problem as the small delta in voltage is multiplied by the gain. Therefore, it is advantageous to use low-gain configurations.

BTL Amplifier Efficiency

An easy-to-use equation to calculate efficiency starts out as being equal to the ratio of power from the power supply to the power is delivered to the load. The following equations are the basis for calculating amplifier efficiency.

$$Efficiency = \frac{P_O}{P_{SUP}}$$
 (8)

where

$$P_{O} = \frac{V_{O.RMS}^{2}}{R_{I}} = \frac{V_{P}^{2}}{2R_{I}}$$
 (9)

$$V_{O.RMS} = \frac{V_{P}}{\sqrt{2}}$$
 (10)

$$P_{SUP} = V_{DD} \times I_{DD,AVG} = V_{DD} \frac{2V_{P}}{\pi R_{I}}$$
 (11)

Efficiency of a BTL configuration:

$$\frac{P_{O}}{P_{SUP}} = \frac{\frac{V_{P}^{2}}{2R_{L}}}{V_{DD} \times \frac{2V_{P}}{\pi R_{L}}} = \frac{\pi V_{P}}{4V_{DD}}$$
(12)

Table 1 is for calculating efficiency for four different output power levels.

Note that the efficiency of the amplifier is quite low for lower power levels and rises sharply as power to the load is increased resulting in nearly flat internal power dissipation over the normal operating range. In addition, the internal dissipation at full output power is less than in the half power range. Calculating the efficiency for a specific



Application Information (Cont.)

BTL Amplifier Efficiency (Cont.)

system is the key to proper power supply design. For a stereo 1W audio system with 8Ω loads and a 5V supply, the maximum draw on the power supply is almost 3W. In the equation, V_{DD} is in the denominator. One last key point to remember about linear amplifiers (either SE or BTL) is how to manipulate the terms in the efficiency equation to an utmost advantage when possible. Note that in equation (12), V_{DD} is in the denominator. This indicates that as V_{DD} goes down, and efficiency goes up. In other words, choosing the correct supply voltage and speaker impedance for the application by using the efficiency analysis.

Po(W)	Efficiency (%)	I _{DD} (A)	V _{PP} (V)	Po(W)
0.25	30.37	0.16	2.00	0.57
0.50	43.37	0.23	2.83	0.65
1.00	61.65	0.32	4.00	0.62
1.25	69.03	0.36	4.47	0.56

 $^{^*}$ *High peak voltages cause increasing of the THD+N. Table 1. Efficiency vs. Output Power in 5-V/8 Ω Differential Amplifier Systems

Power Dissipation

Whether the power amplifier is operated in BTL or SE modes, power dissipation is a major concern. Equation (13) states the maximum power dissipation point for a SE mode operating at a given supply voltage and driving a specified load.

SE mode :
$$P_{D,MAX} = \frac{V_{DD}^2}{2\pi^2 R_1}$$
 (13)

In BTL mode operation, the output voltage swing is doubled in SE mode. Thus, the maximum power dissipation point for a BTL mode operated at the same given conditions is 4 times in SE mode.

BTL mode:
$$P_{D,MAX} = 2 \frac{V_{DD}^2}{\pi^2 R_1}$$
 (14)

Even with this substantial increase in power dissipation, the APA2036/APA2036A does not require extra heatsinking. The power dissipation from equation (14), assuming a 5V power supply and an 8Ω load, must not be greater than the power dissipation that results from the equation (15):

$$P_{D,MAX} = \frac{T_{J,MAX} - T_A}{\theta_{1A}}$$
 (15)

Since the maximum junction temperature ($T_{J.MAX}$) of the APA2036/APA2036A is 150°C and the ambient temperature (T_A) is defined by the power system design, the maximum power dissipation, which the IC package is able to handle, can be obtained from equation (15). Once the power dissipation is greater than the maximum limit ($P_{D,Max}$), the supply voltage (V_{DD}) must be decreased, the load impedance (R_L) must be increased or the ambient temperature should be reduced.

Thermal Consideration

Linear power amplifiers dissipates a significant amount of heat in the package in normal operating condition. The first consideration to calculate maximum ambient temperatures is the numbers from the Power Dissipation vs. Output Power graphs are per channel values, so the dissipation of the IC heat needs to be doubled for two-channel operation. Given TQFN4x4-16 package $\theta_{\rm JA}$, the maximum allowable junction temperature (T $_{\rm JMax}$), the total internal dissipation (P $_{\rm D}$), and the maximum ambient temperature can be calculated with the following equation. The maximum recommended junction temperature for the APA2036/APA2036A is 150°C. The internal dissipation figures are taken from the Power Dissipation vs. Output Power graphs.

$$T_{AMax} = T_{JMax} - \theta_{JA} \times P_{D}$$

$$150 - 45 (0.8x2) = 78^{\circ}C$$
(16)

The APA2036/APA2036A is designed with a thermal shutdown protection that turns the device off when the junction temperature surpasses 150°C to prevent damaging the IC.



Application Information (Cont.)

Layout Consideration





Figure 3. TQFN4x4-16 Land Pattern Recommendation

- All components should be placed close to the APA2036/ APA2036A. For example, the input capacitor (C_i) should be close to APA2036/APA2036A's input pins to avoid causing noise coupling to APA2036/APA2036A's high impedance inputs; the decoupling capacitor (C_s) should be placed by the APA2036/APA2036A's power pin to decouple the power rail noise.
- 2. The output traces should be short, wide (>50mil), and symmetric.
- 3. The input trace should be short and symmetric.
- 4. The power trace width should be greater than 50mil.
- The Thermal PAD should be soldered on PCB, and the ground plane needs soldered mask (to avoid short circuit) except the Thermal PAD area.



Package Information

TQFN4x4-16




S		TQFN	l4x4-16	
SYMBOL	MILLIM	MILLIMETERS		HES
6	MIN.	MAX.	MIN.	MAX.
Α	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
А3	0.20 REF		0.00	8 REF
b	0.25	0.35	0.010	0.014
D	3.90	4.10	0.154	0.161
D2	2.10	2.50	0.083	0.098
Е	3.90	4.10	0.154	0.161
E2	2.10	2.50	0.083	0.098
е	0.65	BSC	0.02	6 BSC
L	0.30	0.50	0.012	0.020
K	0.20		0.008	



Package Information

TQFN3x3-16




S		TQFI	N3x3-16	
S M B O L	MILLIMETERS		INC	CHES
O L	MIN.	MAX.	MIN.	MAX.
Α	0.70	0.80	0.028	0.031
A1	0.00	0.05	0.000	0.002
А3	0.20 REF		0.00	08 REF
b	0.18	0.30	0.007	0.012
D	2.90	3.10	0.114	0.122
D2	1.50	1.80	0.059	0.071
Е	2.90	3.10	0.114	0.122
E2	1.50	1.80	0.059	0.071
е	0.50 BSC		0.02	20 BSC
L	0.30	0.50	0.012	0.020
K	0.20		0.008	
aaa	С	0.08	0.	003

Note: Follow JEDEC MO-220 WEED-4.



Carrier Tape & Reel Dimensions



Application	Α	H	T1	C	d	D	W	E1	F
	330.0 €.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 ±0.10
TQFN4x4-16	P0	P1	P2	D0	D1	T	A0	В0	K0
	4.0 ± 0.10	8.0 ± 0.10	2.0 ±0.10	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	4.30 ±0.20	4.30 ± 0.20	1.30 ±0.20
Application	Α	Н	T1	С	d	D	W	E1	F
	330 ±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 ±0.05
TQFN3x3-16	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ± 0.10	8.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	3.30 ±0.20	3.30 ± 0.20	1.30 ±0.20

(mm)


Devices Per Unit

Package Type	Unit	Quantity
TQFN4x4-16	Tape & Reel	3000
TQFN3x3-16	Tape & Reel	3000




Taping Direction Information

TQFN4x4-16




TQFN3x3-16





Classification Profile



Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
$\begin{array}{c} \textbf{Preheat \& Soak} \\ \textbf{Temperature min (T}_{smin}) \\ \textbf{Temperature max (T}_{smax}) \\ \textbf{Time (T}_{smin} \text{ to T}_{smax}) \text{ (t}_{s}) \end{array}$	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.
Liquidous temperature (T _L) Time at liquidous (t _L)	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2
Time $(t_P)^{**}$ within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds
Average ramp-down rate (Tp to Tsmax)	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.

^{*} Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

^{**} Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³
Thickness	<350	³350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm ³ <350	Volume mm ³ 350-2000	Volume mm ³ >2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _i =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
тст	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA

Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000

Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838