

CMOS 16-bit Single Chip Microcontroller

- Low Power MCU (operating voltage 1.8 V, 0.5 µA/SLEEP, 2.5 µA/HALT)
- S1C17 High Performance 16-bit RISC CPU Core with C Optimized
 - **Compact Code and Serial ICE Support**
- Infrared Remote Controller with Carrier Generator
- 32K-Byte ROM and 2K-Byte RAM


DESCRIPTIONS

The S1C17001 is a 16-bit MCU that features high-speed operation, low power consumption, small size, large address space, and on-chip ICE. The S1C17001 consists of an S1C17 CPU Core, a 32K-byte ROM, a 2K-byte RAM, serial interface modules (UART that supports high bit rate and IrDA 1.0, SPI and I²C) for connecting various sensor modules, 8-bit timers, 16-bit timers, a PWM & capture timer, a clock timer, a stopwatch timer, a watchdog timer and 28 GPIO ports. The S1C17001 is capable of high-speed operation (8.2 MHz) with low operating voltage (1.8 V). Its 16-bit RISC processor executes one instruction in one clock cycle. The S1C17001 also provides an on-chip ICE function that allows on-board debugging and evaluating the program by connecting the S1C17001 to the ICD Mini (S5U1C17001H) or ICD board with only three wires.

■ FEATURES


• CPU•	Seiko Epson original 16-bit RI	SC CPU core S1C17
 Main (OSC3) oscillator 	Crystal/ceramic oscillator or e	xternal clock input 8.2 MHz (max.)
 Sub (OSC1) oscillator	Crystal oscillator or external of	lock input 32.768 kHz (typ.)
On-chip ROM	32K bytes	
● On-chip RAM●	-	
•	•	ports (Pins are shared with the peripheral I/O.)
 Serial interfaces		1 ch.
	I ² C (master)	1 ch.
	UART (with IrDA 1.0)	1 ch.
	Remote controller (REMC)	1 ch.
• Timers•		1 ch.
•	16-bit timer (T16)	3 ch.
•	PWM & capture timer (T16E)	1 ch.
	Clock timer (CT)	1 ch.
	Stopwatch timer (SWT)	1 ch.
	Watchdog timer (WDT)	1 ch.
	8-bit OSC1 timer (T8OSC1)	1 ch.
 Interrupts 		
	NMI	
	14 hardware interrupts (8 leve	
 Power supply voltage	e ()	
	I/O voltage (HVDD) 1.65 V	to 3.6 V
Operating temperature		
 Current consumption (typ.) 	•	
	HALT state: 2.5 µA (32 kHz	,
•	Run state: 10 µA (32 kHz	
	1800 µA (8 MHz))
Shipping form	WCSP-48pin plastic package	
 Flash memory model for 	01017701	
developing mask ROM code•	51617704	

■ BLOCK DIAGRAM



■ PIN LAYOUT DIAGRAM







■ PIN DESCRIPTION

No.	Pin name	• I/O	Initial	Function	
1	Vss	-	-	Power supply pin (GND)	
2	#TEST1	-	I (Pull-UP)	Test pin (fix at high during normal operation)	
3	#TEST2	i	I (Pull-UP)	Test pin (fix at high during normal operation)	
4	#TEST3	İ	I (Pull-UP)	Test pin (fix at high during normal operation)	
5	#TEST4	İ	I (Pull-UP)	Test pin (fix at high during normal operation)	
6	#TEST5	i	I (Pull-UP)	Test pin (fix at high during normal operation)	
7	OSC3	İ		OSC3 oscillation input pin (external clock may be input)	
8	OSC4	0	0	OSC3 oscillation output pin	
9	OSC1	Ĭ		OSC1 oscillation input pin (external clock may be input)	
10	OSC2	0	0	OSC1 oscillation output pin	
11	HVDD	-		Power supply pin (HVDD+)	
12	Vss	_	_	Power supply pin (GND)	
13	#TEST0	1	I (Pull-UP)	Test pin (fix at high during normal operation)	
14	#RESET	i	I (Pull-UP)	Initial reset input pin	
15	DSIO/P33	I/O	I (Pull-UP)	On-chip debugger data I/O pin* or I/O port pin	
16	DST2/P32	I/O	O (L)	On-chip debugger status output pin* or I/O port pin	
17	DCLK/P31	I/O	O (H)	On-chip debugger clock output pin* or I/O port pin	
18	P30/FOUT3	I/O	I (Pull-UP)	I/O port pin* or OSC3 divider clock output pin	
19	P27/EXCL3	1/O	I (Pull-UP)	I/O port pin* or T16E external clock input pin	
20	P26/TOUT	1/0	. ,	I/O port pin* or T16E PWM signal output pin	
21	P25/SCLK	I/O	I (Pull-UP)	I/O port pin* or UART clock input pin	
22	P24/SOUT	1/0	I (Pull-UP)	I/O port pin* or UART data output pin	
23	P23/SIN	1/0	I (Pull-UP)	I/O port pin* or UART data input pin	
24	P22/SPICLK	I/O	I (Pull-UP)	I/O port pin* or SPI clock I/O pin	
25	P21/SDO	I/O	I (Pull-UP)	I/O port pin* or SPI data output pin	
26	P20/SDI	I/O	I (Pull-UP)	I/O port pin* or SPI data input pin	
27	P17/#SPISS	I/O	I (Pull-UP)	I/O port pin (with interrupt)* or SPI slave select input pin	
28	P16/EXCL0	I/O	I (Pull-UP)	I/O port pin (with interrupt)* or T16 Ch.0 external clock input pin	
29	P15/SCL	I/O	I (Pull-UP)	I/O port pin (with interrupt)* or I ² C clock output pin	
30	P14/SDA	I/O	I (Pull-UP)	I/O port pin (with interrupt)* or I ² C data I/O pin	
31	P13/FOUT1	I/O	I (Pull-UP)	I/O port pin (with interrupt)* or OSC1 clock output pin	
32	P12	I/O	I (Pull-UP)	I/O port pin (with interrupt)	
33	P11	I/O	· /	I/O port pin (with interrupt)	
34	P10	I/O		I/O port pin (with interrupt)	
35	P07/EXCL1	I/O	, ,	I/O port pin (with interrupt)* or T16 Ch.1 external clock input pin	
36	P06/EXCL2	I/O	· · ·	I/O port pin (with interrupt)* or T16 Ch.2 external clock input pin	
37	P05/REMO	I/O	I (Pull-UP)	I/O port pin (with interrupt)* or Remote control signal output pin	
38	P04/REMI	I/O	I (Pull-UP)	I/O port pin (with interrupt)* or Remote control signal input pin	
39	P03	I/O	I (Pull-UP)	I/O port pin (with interrupt)	
40	HVdd	_	_	Power supply pin (HVDD+)	
41	Vss	_	_	Power supply pin (GND)	
42	P02	I/O	I (Pull-UP)	I/O port pin (with interrupt)	
43	P01	I/O	I (Pull-UP)	I/O port pin (with interrupt)	
44	P00	I/O	I (Pull-UP)	I/O port pin (with interrupt)	
45	LVDD	_	_	Power supply pin (LVDD+)	
46	Vss	—	_	Power supply pin (GND)	
47	LVDD	_	_	Power supply pin (LVDD+)	
48	Vss	ss – – Power supply pin (GND)			
	lote. The nin names described in holdface type and description with '*' are default settings				

Note: The pin names described in boldface type and description with '*' are default settings.





NOTICE:

No part of this material may be reproduced or duplicated in any form or by any means without the written permission of Seiko Epson. Seiko Epson reserves the right to make changes to this material without notice. Seiko Epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is no representation that this material is applicable to products requiring high level reliability, such as, medical products. Moreover, no license to any intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accordance with this material will be free from any patent or copyright infringement of a third party. This material or portions thereof may contain technology or the subject relating to strategic products under the control of the Foreign Exchange and Foreign Trade Law of Japan and may require an export license from the Ministry of Economy, Trade and Industry or other approval from another government agency.

© SEIKO EPSON CORPORATION 2008, All right reserved.

SEIKO EPSON CORPORATION

SEMICONDUCTOR OPERATIONS DIVISION

■ EPSON Electronic Devices Website http://www.epson.jp/device/semicon_e