# Technical Summary

# 8-Bit Microcomputer Unit

MC6804J1 HMOS (high-density NMOS) microcomputer unit (MCU) is a member of the M6804 Family of serial processing microcomputers. This device displays all the versatility of an MCU whose design-ability to process 8-bit variables one bit at a time already makes it tremendously cost


This technical summary contains limited information on the MC6804J1. For detailed information, refer to the advanced information data sheet for the MC6804J1, MC6804J2, MC6804P2, and MC68704P2 8-bit microcomputers (MC6804J1/D) or to the M6804 MCU Manual (DLE404/D).

Major hardware and software features of the MC6804P2 MCU are:

- On-Chip Clock Generator
- Memory Mapped I/O
- Software Programmable 8-Bit Timer with 7-Bit Prescaler
- Single Instruction Memory Examine/ Change
- 30 Bytes of Data RAM

- True Bit Manipulation
- Bit Test and Branch Instruction
- 304 Bytes Self-Check ROM
- Conditional Branches
- Timer Pin is Software Programmable as Clock Input or Timer Output
- 504 Bytes of User Program Space ROM
- User Selectable Constant Current Pullup Devices available on LSTTL and Open-Drain Interface **Ports**
- Mask Selectable Edge- or Level-Sensitive Interrupt Pin

## **BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

## SIGNAL DESCRIPTION

## VCC AND VSS

Power is supplied to the microcomputer using these two pins. VCC is +5 volts ( $\pm 0.5$  V) power, and VSS is around.

#### IRA

This pin provides the capability for asynchronously applying an external interrupt to the microcomputer.

#### **EXTAL AND XTAL**

These pins provide control input for the on-chip clock oscillator circuit. A crystal, a resistor/capacitor combination, or an external signal is connected to these pins to provide a system clock. Selection is made by a manufacturing mask option. The different clock generator options are shown in Figure 1, along with crystal specifications.

## **Internal Clock Options**

The crystal oscillator start-up time is a function of many variables. To ensure rapid oscillator start-up, neither the crystal characteristics nor load capacitances should exceed recommendations. When using the on-board oscillator, the MCU should remain in a reset condition, with the RESET pin voltage below VIRES+, until the oscillator has stabilized at its operating frequency. See Figure 2 for resistor/capacitor oscillator options.

#### TIMER

The TIMER pin can be configured to operate in either the input or output mode. As input, this pin is connected to the prescaler input and serves as the timer clock. As output, the timer pin reflects the contents of the DOUT bit of the timer status/control register, the last time the TMZ bit was logic high.

### RESET


The RESET pin is used to restart the processor to the beginning of a program. The program counter is loaded with the address of the restart vector. This should be a jump instruction to the first instruction of the main program. Together with the MDS pin, the RESET pin selects the operating mode of the MCU.


#### MDS

The mode select (MDS) pin places the MCU into special operating modes. When this pin is logic high at the exit of the reset state, the decoded state of PA6 and PA7 is latched to determine the operating mode. This choice can be either the single-chip, self-check, or EPROM programming. However, if MDS is logic low at the end of the reset state, the single-chip operating mode is automatically selected. No external diodes, switches, transistors, etc. are required for single-chip mode selection.


## INPUT/OUTPUT LINES (PA4-PA7, PB0-PB7)

These 12 lines are arranged into one 4-bit port (A) and one 8-bit port (B). All lines are programmable as either







EXTERNAL RESISTOR CAPACITOR



NOTE. Keep crystal leads and circuit connections as short as possible


Figure 1. Clock Generator Options and Crystal Parameters





(a) TYPICAL FREQUENCY VS RESISTANCE

(b) TYPICAL FREQUENCY VARIATIONS @ C1 = 15 pF, 10 kΩ



(c) TYPICAL FREQUENCY VARIATIONS @  $C_L \approx 50$  pf. 3 k $\Omega$ 

Figure 2. Typical Frequency Selection for Resistor/Capacitor Oscillator Options

inputs or outputs under software control of the data direction registers.

## **PROGRAMMING**

## INPUT/OUTPUT PROGRAMMING

There are 12 input/output pins. All pins of each port are programmable as inputs or outputs under the control of the data direction registers (DDR).

The port I/O programming is accomplished by writing the corresponding bit in the port DDR to a logic one for output, or a logic zero for input, as shown in Figure 3. When the registers are programmed as outputs, the latched data is readable regardless of the logic levels at the output pin due to output loading.


All the I/O pins are LSTTL compatible as both inputs and outputs. In addition, both ports may use either or both of two manufacturing mask options; open drain output, or internal pull-up resistor for CMOS compatibility.

Any write to a port writes to all of its data bits even though the port DDR may be set to input. This can be used as a tool to initialize the data registers and avoid undefined outputs. However, care must be exercised when using read-modify-write instructions. The data read corresponds to the pin level if the DDR is an input or to the latched output data when the DDR is an output.


The 12 bidirectional lines may be configured by port to be the standard configuration (LSTTL), or either mask option; LSTTL/CMOS, or open drain. Port B outputs are LED compatible.

## Port Data Registers (\$00, \$01)

The port data registers are not initialized on reset. These registers should be initialized before changing the DDR bits to avoid undefined levels.



#### MC6804.11



DATA DIRECTION REGISTER BIT	OUTPUT Data Bit	OUTPUT STATE	INPUT TO MCU
1	0	0	0
1	1	1	1
0	x	HI Z	PIN


<sup>\*</sup>For CMOS option transistor acts as resistor (approximately 40 k $\Omega$ ) to VCC. For LSTTL/open-drain options transistor acts as low current clamping diode to VCC.

Figure 3. Typical I/O Port Circuitry

With regard to Port A only, the four LSB bits are unused. These bits are "don't care" (X) bits when written to but are always logic high when read.

## Port Data Direction Registers (\$04, \$05)

Port DDRs configure the port pins as either outputs or inputs. Each port pin can be programmed individually to be an input or an output. A zero in the pin's corresponding DDR bit programs it as an input; a logic one programs it as an output. On reset, all the DDRs are initialized to a logic zero state to put the ports in the input mode.



With regard to Port A, the four LSB bits are cleared (logic zero) by reset. These bits must not be set (logic one).


## MEMORY


The MCU memory map (Figure 4) consists of 4352 bytes of addressable memory, I/O register locations, and four levels of stack space. This MCU has three separate memory spaces: program space, data space, and stack space.

The MCU is capable of addressing 4096 bytes of program space memory with its program counter and 256 bytes of data space memory with its instructions. Program space memory includes self-check ROM, program ROM, self-check and user program vectors, and reserved memory locations.

A non-accessible subroutine stack space RAM is provided. This stack space consists of a last-in-first-out (LIFO) register. This register is used with inherent addressing to stack the return address for subroutines and interrupts.

Indirect X and Y register locations \$80 and \$81 are generally used as pointers for such tasks as indirect addressing to data space locations. Short direct addressing allows access to the four data space addresses \$80-\$83 with single byte opcodes. The operations allowed are increment, decrement, load, and store. Data space locations \$82 and \$83 can be used for 8-bit counter locations.






LEVEL 1
LEVEL 2
LEVEL 3
LEVEL 4

Figure 4. Memory Map

## REGISTERS


#### ACCUMULATOR (A)

The accumulator is a general purpose 8-bit register used to hold operands and results of arithmetic calculations or data manipulations.




## INDIRECT REGISTERS (X.Y)

These two registers are used to maintain pointers to other memory locations in data space. They are used in the register-indirect addressing mode and can be accessed with the direct, indirect, short direct, or bit set/ clear modes.



## PROGRAM COUNTER (PC)


The program counter is a 12-bit register that contains the address of the next byte to be fetched. The program counter is contained in low byte (PCL) and high nibble (PCH).



## FLAGS (C,Z)

The first flag, the carry (C) bit, is set on a carry or borrow out of the arithmetic logic unit (ALU). It is cleared if the arithmetic operation does not result in a carry or borrow. The C bit is also set to the value of the bit tested in a bit test instruction. It participates in the rotate left (ROLA) instruction, as well.

The second flag, the zero (Z) bit, is set if the result of the last arithmetic or logic operation was equal to zero. Otherwise, it is cleared. Bit test instructions do not affect the Z bit.



There are two sets of these flags. One set is for interrupt processing (interrupt mode flags). The other set is for normal operations (program mode flags). When an interrupt occurs, a context switch is made from the program flags to the interrupt flags. An RTI forces the context switch back. While in either mode, only the flags for that mode are available. A context switch does not affect the value of the C or Z bits. Both sets of flags are cleared by RESET.

#### CTACK

A last-in-first-out (LIFO) stack is incorporated in the MCU that eliminates the need for a stack pointer. This non-accessible subroutine stack space is implemented in separate RAM, 12 bits wide. Whenever a subroutine call or interrupt occurs, the contents of the PC are shifted into the top register of the stack. At the same time, the top register is shifted one level deeper. This happens to all registers, with the bottom register falling out of the stack.

Whenever a return from subroutine or interrupt occurs, the top register is shifted into the PC and all lower registers are shifted one level higher. The stack RAM is four levels deep. If the stack is pulled more than four times with no pushes, then the address that was stored in the bottom level of the stack is shifted into the PC.

## SELF CHECK

The MCU implements two forms of internal check: self check and ROM verify. Self check performs an extensive functional check of the MCU using a signature analysis technique. ROM verify uses a similar method to check the contents of program ROM.

Self-check mode is selected by holding the MDS and PA7 pins logic high and the PA6 pin logic low as RESET goes low to high. ROM verify mode is entered by holding MDS, PA7, and PA6 logic high as RESET\* goes low to high. Unimplemented program space ROM locations are also tested. Monitoring the self-check mode's stages for successful completion requires external circuitry, see M6804 MCU Manual (DLE404/D).

## **RESET**

## RESET

All resets of the MC6804J1 are caused by the external reset input (RESET). A reset can be achieved by pulling the RESET pin to logic low for a minimum of 96 oscillator cycles.

During reset, a delay of 96 oscillator cycles is needed before allowing the RESET input to go high. If power is being applied, RESET must be held low long enough for the oscillator to stabilize and then provide the 96 clocks. Connecting a capacitor and resistor to the RESET input, as shown in Figure 5 below, typically provides sufficient delay.




Figure 5. Powerup RESET Delay Circuit

## INTERRUPT

The MCU can be interrupted by applying a logic low signal to the  $\overline{IRQ}$  pin. However, a manufacturing mask option determines whether the falling edge or the actual low level of the  $\overline{IRQ}$  pin is sensed to indicate an interrupt.

## **EDGE-SENSITIVE OPTION**

When the IRQ pin is pulled low, the internal interrupt request latch is set. Prior to each instruction fetch, this interrupt request latch is tested. If its output is low, an interrupt sequence is initiated at the end of the current instruction, provided the interrupt mask is cleared. Figure 6 contains a flowchart that illustrates both the reset and interrupt sequences.

The interrupt sequence consists of one cycle during which:

The interrupt request latch is cleared:

The interrupt mode flags are selected:

The program counter (PC) is saved on the stack;

The interrupt mask is set; and

The IRQ vector jump address is loaded into the PC.

The IRQ vector jump address is \$FFC-\$FFD in the singlechip mode and \$FF8-\$FF9 in the self-check mode. The contents of these locations are not decoded as an address to which the PC should jump. Instead, they are decoded like any other EPROM program word. So, it is essential that the vector contents specify a JMP instruction in addition to the starting address of the interrupt service routine. If required, this routine should save the values of the accumulator and the X and Y registers, since these values are not stored on the stack.

Internal processing of the interrupt continues until a return from interrupt (RTI) instruction is processed. During RTI the interrupt mask is cleared and the program mode flags are selected. The next instruction of the program is then fetched and executed.

When the interrupt was initially detected and the interrupt sequence started, the interrupt request latch was cleared so that the next interrupt could be detected. These steps occurred even as the first interrupt was being serviced. However, even though the second interrupt edge set the interrupt request latch during the first interrupt's processing, the second interrupt's sequence can not begin until completion of the interrupt service routine for the first interrupt. Completion of an interrupt service routine is always accomplished using an RTI instruction to return to the main program. The interrupt mask, which is not directly available to the programmer, is cleared during the last cycle of the RTI instruction.

## LEVEL-SENSITIVE OPTION

Actual operation of the level-sensitive and edge-sensitive options are similar. However, the level-sensitive option does not have an interrupt request latch. Since there is no interrupt request latch, the logic level of the  $\overline{\mbox{IR}\Omega}$  pin is checked to detect the interrupt. Also, in the interrupt sequence there is no need to clear the interrupt request latch. These differences are shown in Figure 6.




Figure 6. Reset and Interrupt Flowchart

## POWERUP AND TIMING

During the powerup sequence, the interrupt mask is closed. This precludes any false interrupts. The PC is also loaded with the appropriate restart vector (jump instruction).

To open the interrupt mask, the user should do a JSR to an initialization subroutine that ends with an RTI instead of an RTS. The RTI opens the interrupt mask. Typical RESET and IRQ processes and their relationship to the interrupt mask are shown in Figure 7.

Maximum interrupt response time is six machine cycles. This includes five cycles for the longest instruction plus one for stacking the PC and switching flags.

## TIMER

A block diagram of the MC6804J1 timer circuitry is shown in Figure 8. The timer logic in the MCU is comprised of a simple 8-bit counter called the timer counter. This counter is decremented by a 7-bit prescaler at a rate determined by the timer status/control register (TSCR).

## PRESCALER

The prescaler is a 7-bit counter used to extend the maximum interval of the overall timer. This counter is clocked by a signal from the TIMER pin or by the internal sync pulse. It divides the frequency received by some factor




Figure 7. Interrupt Mask




Figure 8. Timer Block Diagram

to create the prescaler output. The factor by which the TIMER pin signal is divided is called the prescaler tap. The value of this tap is selected by three bits of the TSCR (PSO-PS2). These bits control the division of the prescaler input within the range of divide-by-2<sup>0</sup>, to divide-by-2<sup>7</sup>.

## TIMER COUNTER

The timer counter, which may be read or loaded under program control, is decremented from a maximum value of 256 toward zero by the prescaler output. Both are decremented on rising clock edges.

The prescaler register and timer count register are readable and writeable. A write to either one will take precedence over the normal counter function. For example, if a value is written to the timer count register, and this write and a decrement-to-zero occur at the same time, the write takes precedence. TSCR bit one (TMZ) is not set until the next timer time out.

## TIMER PIN

The TIMER pin may be programmed as either an input or an output. Its status depends on the value of TSCR bit 5 (TOUT). This relationship is shown in the TIMER pin status section of Figure 8. The frequency of the internal clock applied to the TIMER pin must be less than tbyte-which is (fosc/48).

#### TIMER INPUT MODE

In the timer input mode, TOUT is logic zero and the TIMER pin is connected directly to prescaler input. So, the prescaler is clocked by the signal from the TIMER pin. The prescaler divides the TIMER pin clock input by the prescaler tap. The prescaler output then clocks the 8-bit timer count register. When this register is decremented to zero, it sets TSCR bit one (TMZ). This TMZ bit can be tested under program control.

## TIMER OUTPUT MODE

In the output mode, the TIMER pin is output. TOUT is a logic one. The prescaler is clocked by the internal sync pulse. This pulse is a divide-by-48 of the internal oscillator (f<sub>OSC</sub>/48). From this point on, operation is similar to that described for the input mode. However, in the output mode, once the prescaler decrements the timer counter to zero, the high TMZ bit state is used to latch the data at TSCR bit 4 (DOUT), onto the TIMER pin.

## NOTE

TMZ is normally set to logic one when TCR decrements to zero and the timer times out. However, it may be set by a write of \$00 to the timer counter or by a write to bit 7 of TSCR.

## TIMER COUNT REGISTER (\$FE)

The timer count register reflects the current count in the internal 8-bit counter. The register is the timer counter and can be read or written.

7						0
MSB						LSB
RESET:	,	,	,	,	1	,

## TIMER STATUS/CONTROL REGISTER (TSCR) (\$09)

7	6	5	4	3	2	1	0
TMZ		TOUT	DOUT	PSI	PS2	PS1	PS0
RESET:	0	0	0	0	0	0	0

## TMZ — Timer Zero

- 1 = Timer count register has decremented to zero since the last time the TMZ bit was read.
- 0 This bit is cleared by a read of the TSCR if TMZ is read as logic one.

#### Bit 6

Not used by this register.

TOUT - Timer Output

- 1 = Output mode is selected for the timer.
- 0 Input mode is selected for the timer.

#### DOUT — Data Output

Latched data at this bit is sent to the TIMER pin when both the TMZ and TOUT bits are logic high.

PSI — Prescaler Initialization

- 1 = Prescaler begins to decrement.
- 0 Prescaler is initialized and counting is inhibited.

## PS0-PS2

These bits are used to select the prescaler tap. The coding of the bits is shown below:

PS2	PS1	PS0	Divide By
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

It is recommended that MVI or loading and storing instructions be used when changing bit values in the TSCR. Read-modify-write instructions can cause the TMZ to assume an unexpected state.

During reset, the TSCR is set to all zeroes; the TIMER pin is in the high impedance input mode; and DOUT LATCH is forced to a logic high. At the same time, PS0-PS2 coding sets the prescaler tap at divide-by-one, and bit 3 initializes the prescaler.

# 3

## TIMER PRESCALER REGISTER (\$FD)

The timer prescaler register reflects the current count of the 7-bit prescaler. This register is the prescaler counter and can be read or written.

6						0
MSB						LSB
RESET:	1	1	1	1	1	1

## INSTRUCTION SET

The MCU has a set of 42 basic instructions. They can be divided into five different types: register/memory, read-modify-write, branch, bit manipulation, and control. The following paragraphs briefly explain each type.

## REGISTER/MEMORY INSTRUCTIONS

Most of these instructions use two operands. One operand is the accumulator; the other is obtained from memory using one of the addressing modes. Refer to the following list of instructions.

Function	Mnemonic
Load A from Memory	LDA
Load XP from Memory	LDX
Load YP from Memory	LDY
Store A in Memory	STA
Add to A	ADD
Subtract from A	SUB
AND Memory to A	AND
Transfer A to XP	TAX
Transfer A to YP	TAY
Transfer YP to A	TYA
Transfer XP to A	TPA
Clear A	CLRA
Clear XP	CLRX
Clear YP	CLRY
Arithmetic Compare with Memory	CMP
Move Immediate Value to Memory	MVI
Arithmetic Left Shift of A	ASLA
Complement A	COMA
Rotate A Left and Carry	ROLA

## **READ-MODIFY-WRITE INSTRUCTIONS**

These instructions read a memory location or a register, modify or test its contents, and write the modified

value back to memory or to the register. All INC and DEC forms along with all bit manipulation instructions use this method. Refer to the following list of instructions.

Function	Mnemonic
Increment Memory Location	INC
Increment A	INCA
Increment XP	INCX
Increment YP	INCY
Decrement Memory Location	DEC
Decrement A	DECA
Decrement XP	DECX
Decrement YP	DECY

#### **BRANCH INSTRUCTIONS**

This set of instructions branches if a particular condition is met; otherwise, no operation is performed. Branch instructions are two byte instructions. Refer to the following list of instructions.

Function	Mnemonic
Branch if Carry Clear	BCC
Branch if Higher or Same	(BHS)
Branch if Carry Set	BCS
Branch if Lower	(BLO)
Branch if Not Equal	BNE
Branch if Equal	BEQ

## **BIT MANIPULATION INSTRUCTIONS**

The MCU is capable of setting or clearing any bit which resides in the 256 bytes of data space, where all port registers, port DDRs, timer, timer control, and on-chip RAM reside. An additional feature allows the software to test and branch on the state of any bit within these 256 locations. The bit set, bit clear, and bit test and branch functions are all implemented with a single instruction. For the test and branch instructions, the value of the bit tested is also placed in the carry bit of the condition code register. Refer to the following list of instructions.

Function	Mnemonic
Branch If Bit n is Set	BRSET n(n = 0 7)
Branch If Bit n is Clear	BRCLR n(n = 0 7)
Set Bit n	BSET n(n = 0 7)
Clear Bit n	BCLR n(n = 0 7)

## **CONTROL INSTRUCTIONS**

These instructions are used to control processor operation during program execution. The jump conditional

## MC6804.11

(JMP) and jump to subroutine (JSR) instructions have no register operand. Refer to the following list of instructions

Function	Mnemonic
Return from Subroutine	RTS
Return from Interrupt	RTI
No Operation	NOP
Jump to Subroutine	JSR
Jump Unconditional	JMP

### IMPLIED INSTRUCTIONS

Since the accumulator and all other registers are located in RAM, many implied instructions exist. Some of the instructions recognized and translated by the assembler are shown below:

Mnemonic	Becomes	Mnemonic	Becomes
ASLA	ADD \$FF	INCX	INC \$80
BHS	BCC	INCY	INC \$81
BLO	BCS	LDXI	MVI \$80 DATA
CLRA	SUB \$FF	LDYI	MVI \$81 DATA
CLRX	MVI \$80 #0	NOP	BEQ (PC) + 1
CLRY	MVI \$81 #0	TAX	STA \$80
DECA	DEC \$FF	TAY	STA \$81
DECX	DEC \$80	TXA	LDA \$80
DECY	DEC \$81	TYA	LDA \$81
INCA	INC \$FF		

Some examples of valuable instructions not specifically recognized by the assembler are shown below:

Mnemonic	Meaning
BCLR 7,\$FF	Ensures A is plus
BSET 7, \$FF	Ensures A is minus
BRCLR 7, \$FF	Branch if A is plus
BRSET 7, \$FF	Branch if A is minus
BRCLR 7, \$80	Branch if X is plus (BXPL)
BRSET 7, \$80	Branch if X is minus (BXMI)
BRCLR 7, \$81	Branch if Y is plus (BYPL)
BRSET 7, \$81	Branch if Y is minus (BYMI)

## **OPCODE MAP**

Table 1 is a listing of all the instruction set opcodes applicable to the MC6804J1 MCU.

## ADDRESSING MODES

The MCU has nine different addressing modes to provide the programmer with an opportunity to optimize the code for all situations. It deals with objects in three different address spaces: program space, data space, and

stack space. The term "effective address" (EA) is used in describing the various addressing modes. Effective address is defined as the address from which the argument for an instruction is fetched or stored.

## IMMEDIATE

In the immediate addressing mode, the operand is located in program ROM. It is contained in the byte immediately following the opcode. The immediate addressing mode is used to access constants that do not change during program execution, such as a constant used to initialize a loop counter.

#### DIRECT

In the direct addressing mode, the effective address of the argument is contained in a single byte following the opcode byte. Direct addressing allows the user to directly address the 256 bytes of data space with a single twobyte instruction.

#### SHORT DIRECT

In the short direct addressing mode, the MCU has four locations in data space RAM it can use, (\$80, \$81, \$82, and \$83). The opcode determines the data space RAM location, and the instruction is only one byte. Short direct addressing is a subset of the direct addressing mode. The X and Y registers are at locations \$80 and \$81, respectively.

#### **EXTENDED**

In the extended addressing mode, the effective address of the argument is obtained by concatenating the four least-significant bits of the opcode with the byte following the opcode to form a 12-bit address. Instructions using the extended addressing mode, such as JMP or JSR, are capable of branching anywhere in program space. An extended addressing mode instruction is two bytes long.

## RELATIVE

The relative addressing mode is only used in conditional branch instructions. In relative addressing, the contents of the 8-bit signed byte (the offset) following the opcode is added to the PC if, and only if, the branch conditions are true. Otherwise, control proceeds to the next instruction. The span of relative addressing is from - 15 to + 16 from the opcode address. The programmer need not calculate the offset when using the Motorola assembler, since it calculates the proper offset and checks to see that it is within the span of the branch.

## BIT SET/CLEAR

In the bit set/clear addressing mode, the bit to be set or cleared is part of the opcode. The byte following the opcode specifies the direct addressing of the byte in which the specified bit is to be set or cleared. Thus, any bit in the 256 locations of data space memory that can be written to can be set or cleared with a single two-byte instruction.

_
•
•
~
2
_
•
Ť
¥
0
a
×
•
0
_
_
•
•
ā
_
_

	_					1					Manna	701		1				
Ľ	Ī	6			Branch .	Branch Instructions			,	- 1	W/Wodify/W	Read/Modify/Write Instructions		instru	instructions	Register M	Register Memory and Read Modify Write	
3	,	8	ğ	ė	, <u>;</u>	. r	3.0.	<u>:</u> م	<b>,</b>	eo ĝ	eu §	<b>∢</b> 5.6.	eo j	ةِ ن	ً م	w i		Í
	- <b>8</b>	SE SE	BNE 4E	. <b>B</b> EO	. BEO	30 <b>8</b>	228	808	, BCS	JSRn				BRCL	BCLR	, CDA	, LDA	Š
	100	BNE	BNE	960	, BEO	, <b>B</b> CC	) <b>9</b>	BCS	, BCS	JSRn	, Apr			BRCIRI	BCLR1	OTA .	Q	
L.,	2	BNE	BNE	, B£0	. 860	000	308		, ,	.x.	~ -				· •	0	ON: E	- ĝ
1	ê ,		- Let	* F	*	#	-		3	1380	THE EST		j.	BRCLR2	BCLR2	ADD	ow •	2 g
Ĺ	, i	N N	B VE	BEO	BEO	. BCC	3 <b>9</b> 00	BCS "E.	BCS	JSRn .	JMPn	•	PRTS.	BRCLR3	BCLR3	8ns	SUB	٠,
	<b>→</b> 8	BNE "E.	BNE	8EQ	96.0	, BCC	. <b>B</b> CC	BCS	2 BCS	JSRn	JMPn		COMA	BRCLR4	BCLR4	CAN C	d.	
	50.0	BNE R.	BNE	960	, BEG	, BCC	, BCC	, 8CS	. BCS	JSRn	JMPn .		ROLA	BRCL	BCLRS	ONA .	ANO	D 20
	9:0	BNE re.	BNE	. 8EO	BEO *t.	) BCC	7 BCC 116	, BCS	BCS	JSAn	JMPn			BRCLR6	BCLR6	ξ	INC INC	ip op
	7	BNE	BNE	BEO .	. BEO .	) B C	3 <b>.</b> 30 <b>8</b> .	BCS MEL	BCS	JSRn	JMPn			BRCLR7	BCLR7	DEC .	DEC	0110
	en §	BNE	g g	<b>BE</b> 0	, BEQ	. BCC	3 <b>8</b> C	BCS FE.	, BCS	JSRn	JMPn	Ş.	DEC	BRSETO	BSETO	VQ7	¥Q7	
	60 <u>8</u>	BNE 46.	8NE	, BEO	. BEQ	, BCC	3 <b>.</b> 33 <b>.</b>	BCS	, BCS .	JSRn	JMPn	NC O	DEC	BASETI	BSETI		STA	6 6
¥	4 og P	BNE "E.	BNE	. BEO	BE0	39CC	. <b>B</b> CC	8CS	, BCS	JSRn	JMPn	INC S.D.	, DEC	BRSE72	BSET2	ADO.	Q Q V	§ <
_ •	<b>a</b> 10	BNE *E	BNE 4E.	960	BEO	, BCC	, <b>B</b> CC	, BCS	. BCS	JSAn	JMPn	INC S D	, DEC	BRSET3	BSET3	Sue	SUB SUB	<b>6</b> 0
	۰ · ۰ g ن	BNE	BNE	GEO FC	. BEQ	3.8	3000	, BCS	96.5	JSAn	JMPn	40)	STA	BRSET4	BSET4	dw.	SW S	υļ
	~	BAKE BAKE	BNE **	BEO F	9EQ	) ) (1)	326	BCS #E	BCS	JSRn	JMPn	0 \$ O	STA	BRSETS	BSET5	AND	ANO	ه ا
		BNE	BNE "	BEO	8E0	) 20 <b>6</b>	BCC .	, 9CS	, acs	JRSn	JMPn	, v	STA	BASET6	BSET6		NC NC	ė w
	<u></u>	BNE	BNE	BEO "t,	BEO	BCC .	BCC FEE	BCS	BCS	JSRn	JMPn	AQ ,	STA	BASET7	BSE77		OEC.	01.1
Abbre	mations fo	Abbreviations for Address Modes	odes												1 6 6 6 7		ě	
S.D B.T.B		Inherent Short Direct Bit Test and Branch Immediate	٠ •	Indicates   Indicates	Indicates Instruction Reserved for Future Use Indicates Illegal Instruction	sserved for Fu tion	store Use										P Opcode in Hexadecimal	exadecimal
E X E	Direct Extended Relative										Cycles	Cycles		į a	Ŋ	$\bigvee$	Occode in Binary	ě
BSC		Clear									é	Bytes		R IND	8	_		į
														J		7	State Manage	

## CAUTION

The corresponding DDRs for ports A and B are write only registers (registers at \$04 and \$05). A read operation on these registers is undefined. Since BSET and BCLR are read-modify-write functions. they cannot be used to set or clear a DDR bit: all "unaffected" bits would be set. Write all DDR bits in a port using a single-store instruction.

## BIT TEST AND BRANCH

The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit that is to be tested and its condition (set or clear) is included in the opcode. The data space address of the byte to be tested is in the single byte immediately following the opcode byte. The third byte is sign extended to 12 bits and becomes the offset added to the PC if the condition is true. This single three-byte instruction allows the program to branch based on the condition of any readable bit in the 256 locations of data space. The span of branching is from -125 to +130 from the opcode address. The state of the tested bit is also transferred to the carry flag.

#### REGISTER-INDIRECT

In the register-indirect addressing mode, the operand is at the address in data space pointed to by the contents of one of the indirect registers, X or Y. The particular indirect register is selected by bit 4 of the opcode. Bit 4 decodes into an address that represents the register. \$80 or \$81. A register-indirect instruction is one byte long.

## INHERENT

In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

## **ELECTRICAL SPECIFICATIONS**

#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Supply Voltage	Vcc	-0.3 to +7.0	٧
Input Voltage	Vin	- 0.3 to + 7.0	٧
Operating Temperature Range (Comm.)	TA	0 to 70	°C
Operating Temperature Range (Ind.)	TA	- 40 to +85	°c
Storage Temperature Range	Tstg	- 55 to + 150	°C
Junction Temperature	TJ	150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. For proper operation it is recommended that Vin and Vout be constrained to the range VSS \( \text{Vin or Vout} \) \( \text{VCC}. \) Reliability of operation is enhanced if unused inputs except EXTAL are connected to an appropriate logic voltage level (e.g., either VSS or VCC).

## THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Unit
Thermal Resistance	θJA	70	°C/W

## **POWER CONSIDERATIONS**

The average chip-junction temperature, T<sub>J</sub>, in °C can be obtained from:

 $T_J = T_A + (P_D \cdot \theta_{JA})$ (1)

where:

= Ambient Temperature, °C

 $T_A$ = Package Thermal Resistance, ΑLθ Junction-to-Ambient, °C/W

 $P_{\mathsf{D}}$ 

= PINT+PPORT = I<sub>CC</sub> × V<sub>CC</sub>, Watts — Chip Internal Power = Port Power Dissipation, PINT

PPORT

Watts - User Determined

For most applications PPORT<PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and TJ (if PPORT is neglected) is:

 $P_D = K \div (T_J + 273^{\circ}C)$ Solving equations (1) and (2) for K gives:

 $K = P_D \cdot (T_A + 273^{\circ}C) + \theta_{JA} \cdot P_D^2$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring PD (at equilibrium) for a known TA. Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## **ELECTRICAL CHARACTERISTICS**

 $(V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = \text{GND}, T_A = 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Internal Power Dissipation — No Port Loading	PINT	_	120	165	mW
Input High Voltage	VIH	2.0		Vcc	V
Input Low Voltage	VIL	-0.3	_	0.8	V
Input Capacitance	C <sub>in</sub>		10	_	pF
Input Current (IRQ, RESET)	lin		2	20	шА

## SWITCHING CHARACTERISTICS

 $(V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = \text{GND}, T_A = 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit
Oscillator Frequency	fosc	4.0	_	11.0	MHz
Bit Time	tbit	0.364	_	1.0	μs
Byte Cycle Time	tbyte	4.36	_	12.0	μs
IRQ and TIMER Pulse Width	tWL, tWH	2×t <sub>bvte</sub>		_	<u> </u>
RESET Pulse Width	trwL	2×t <sub>byte</sub>		_	1 -
RESET Delay Time (External Capacitance = 1.0 μF)	trhi	100			ms




Figure 12. Clock Generator Timing Diagram

## PORT DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +5.0 \text{ Vdc} \pm 0.5 \text{ Vdc}, V_{SS} = \text{GND}, T_A = 0^{\circ}\text{C} \text{ to } 70^{\circ}\text{C}, \text{ unless otherwise noted})$ 

Characteristic	Symbol	Min	Тур	Max	Unit		
Ports A a	nd Timer (Stand	dard)					
Output Low Voltage, ILoad = 0.4 mA	VOL	_		0.5	V		
Output High Voltage, I <sub>Load</sub> = -50 μA	VOH	2.3			V		
Input High Voltage	VIH	2.0	_	Vcc	V		
Input Low Voltage	VIL	-0.3	_	0.8	v		
Hi-Z State Input Current	<sup>‡</sup> TSI	_	4	40	μΑ		
Port	A (Open Drain)						
Output Low Voltage, I <sub>Load</sub> = 0.4 mA	VOL		_	0.5	٧		
Input High Voltage	VIH	2.0		V <sub>CC</sub>	٧		
Input Low Voltage	VIL	-0.3	_	0.8	٧		
Hi-Z State Input Current	ITSI	_	4	40	μΑ		
Open Drain Leakage (V <sub>Out</sub> = V <sub>CC</sub> )	LOD	_	4	40	μА		
	A (CMOS Drive	)	_	<u> </u>	•		
Output Low Voltage, ILoad = 0.4 mA (Sink)	VOL			0.5	V		
Output High Voltage, I <sub>Load</sub> = -10 μA	Voн	V <sub>CC</sub> - 1.0		_	٧		
Output High Voltage, I <sub>Load</sub> = -50 μA	VOH	2.3		_	v		
Input High Voltage, I <sub>Load</sub> = -300 μA Max	VIH	2.0		Vcc	٧		
Input Low Voltage, I <sub>Load</sub> = -300 μA Max	VIL	- 0.3		0.8	V		
Hi-Z State Input Current (Vin = 0.4 V to VCC)	ITSI	_	_	- 300	μА		
Port B (Standard)							
Output Low Voltage, ILoad = 1.0 mA	VOL	_		0.5	v		
Output Low Voltage,iLoad = 10 mA (Sink)	VOL		_	1.5	V		
Output High Voltage, I <sub>Load</sub> = -100 μA	Voн	2.3		_	V		
Input High Voltage	ViH	2.0	_	Vcc	V		
Input Low Voltage	VIL	-0.3		0.8	V		
Hi-Z State Input Current	ITSI	_	8	80	μА		
Port	B (Open Drain	)	_	•			
Output Low Voltage, ILoad = 1.0 mA	VOL	_	_	0.5	V		
Output Low Voltage, ILoad = 10 mA (Sink)	VOL	_	_	1.5	V		
Input High Voltage	VIH	2.0	_	Vcc	V		
Input Low Voltage	VIL	- 0.3	_	0.8	٧		
Hi-Z State Input Current	İTSI	_	8	80	μА		
Open Drain Leakage (Vout = VCC)	LOD	_	8	80	μА		
Port B (CMOS Drive)							
Output Low Voltage, i <sub>Load</sub> = 1.0 mA	VOL	_	_	0.5	V		
Output High Voltage, ILoad = 10 mA (Sink)	VOL	_		1.5	V		
Output High Voltage, I <sub>Load</sub> = -10 μA	VOH	V <sub>CC</sub> - 1.0		_	v		
Output High Voltage, I <sub>Load</sub> = -100 μA	V <sub>OH</sub>	2.3	_	<b>-</b>	V		
Input High Voltage, I <sub>Load</sub> = -300 μA Max	VIH	2.0	_	Vcc	V		
Input Low Voltage, I <sub>Load</sub> = -300 μA Max	VIL	-0.3		0.8	V		
Hi-Z State Input Current (Vin = 0.4 V to VCC)	ITSI			- 300	μА		
Ports A and B (Le							
Input High Current V <sub>IH</sub> = V <sub>CC</sub> + 1.0 V	IH	_	_	100	μА		
Input Low Current V <sub>II</sub> = 0.8 V	lit.		_	- 4.0	μΑ		

<sup>\*</sup>Denotes not tested unless specified on ordering form.




Figure 13. Typical VOL vs IOL for Port A and TIMER




Figure 14. Typical V<sub>OH</sub> vs I<sub>OH</sub> for Port A and TIMER




Figure 15. Typical VOH vs IOH for Port A with CMOS Pullups




Figure 16. Typical VOL vs IOL for Port B




Figure 17. Typical VOH vs IOH for Port B




Figure 18. Typical VOH vs IOH for Port B with CMOS Pullups

## **ORDERING INFORMATION**

The following information is required when ordering a custom MCU. The information may be transmitted to Motorola using the following media:

MDOS®, disk file
MS®-DOS/PC-DOS disk file (360K)

EPROM(s) 2516, 2716, 2532, 2732
To initiate a ROM pattern for the MCU, it is necessary to first contact the local field service office, sales person, or Motorola representative.

#### FLEXIBLE DISKS

Several types of flexible disks (MDOS or MS-DOS/PC-DOS disk file) may be submitted for pattern generation. They should be programmed with the customer program, using positive logic sense for address and data. The diskette should be clearly labeled with the customer's name, date, project or product name, and the filename containing the pattern.

in addition to the program pattern, a file containing the program source code listing can be included. This data will be kept confidential and used to expedite the process in case of any difficulty with the pattern file.

## **MDOS Disk File**

MDOS is Motorola's Disk Operating System available on the EXORciser® development system. The disk media submitted must be a single-sided, single-density, 8-inch MDOS compatible floppy diskette. The diskette must contain the minimum set of MDOS system files in addition to the pattern file.

The .LO output of the M6804 cross assembler should be furnished. In addition, the file must be produced using the ROLLOUT command, so that it contains the absolute image of the M6804 memory. It is necessary to include the entire memory image of both program and data space. All unused bytes, including those in the user space, must be set to logic zero.

## MS-DOS/PC-DOS Disk File

MS-DOS is Microsoft's Disk Operating System. PC-DOS is IBM®'s Personal Computer Disk Operating System. Disk media submitted must be standard density (360K), double-sided 5 1/4 inch compatible floppy diskette. The diskette must contain the object file code in Motorola's S-record format. The S-record format is a character-based object file format generated by M6804 cross assemblers and linkers on IBM PC style machines.

#### **FPROMS**

Four K of EPROM are necessary to contain the entire MC6804J1 program. Two 2516 or 2716 type EPROMs or a single 2532 or 2732 type EPROM can be submitted for pattern generation. The EPROM is programmed with the customer program using positive logic sense for address and data. Submissions on two EPROMs must be clearly marked. All unused bytes, including the user's space, must be set to zero.

If the MC6804.1 MCU ROM pattern is submitted on one 2532 or 2732 EPROM, or on two 2516 or 2716 type EPROMs, memory map addressing is one-for-one. The data space ROM runs from EPROM address \$018 to \$055 and program space ROM runs from EPROM address \$E00 to \$FFF. with vectors from \$FFC to \$FFF.

For shipment to Motorola, EPROMs should be placed in a conductive IC carrier and packed securely. Styrofoam is not acceptable for shipment.

#### Verification Media

All original pattern media, EPROMs or floppy disks, are filed for contractual purposes and are not returned. A computer listing of the ROM code will be generated and returned along with a listing verification form. The listing should be thoroughly checked and the verification form should be completed, signed, and returned to Motorola. The signed verification form constitutes the contractual agreement for the creation of the customer mask. To aid in the verification process, Motorola will program customer supplied blank EPROM(s) or DOS disks from the data file used to create the custom mask.

## **ROM Verification Units (RVUs)**

Ten MCUs containing the customers ROM pattern will be sent for program verification. These units will have been made using the custom mask, but are for the purpose of ROM verification only. For expediency, the MCUs are unmarked, packaged in ceramic, and tested with five volts at room temperature. These RVUs are free with the minimum order quantity, but are not production parts. These RVUs are not guaranteed by Motorola Quality Assurance.

## **Ordering Information**

The following table provides generic information pertaining to the package type and temperature for the MC6804J1. This MCU device is available in the 20-pin dual-in-line (DIP) package.

## Generic Information

Package Type	Temperature	Order Number
Plastic	0°C to 70°C	MC6804J1P
(P Suffix)	- 40°C to + 85°C	MC6804J1CP

MDOS is a trademark of Motorola Inc.
MS-DOS is a trademark of Microsoft, Inc.
EXORciser is a registered trademark of Motorola Inc.
IBM is a registered trademark of International Business Machines Corporation.

## MECHANICAL DATA

## PIN ASSIGNMENTS

vss C	1 •	20	RESET
(AO)	2	19	PA7
VCC C	3	18	PA6
EXTAL [	4	17	PA5
XTAL [	5	16	PA4
MDS [	6	15	P87
TIMER (	7	14	P86
P80 [	8	13	) PB5
PB1 [	9	12	] PB4
PB2 [	10	11	1 683

7