## FEATURES

Multipoint LVDS transceivers (low voltage differential signaling driver and receiver pairs)
Switching rate: $100 \mathrm{Mbps}(50 \mathrm{MHz})$
Supported bus loads: $\mathbf{3 0 \Omega}$ to $55 \Omega$
Choice of 2 receiver types
Type 1 (ADN4690E/ADN4692E): hysteresis of $\mathbf{2 5} \mathbf{~ m V}$
Type 2 (ADN4694E/ADN4695E): threshold offset of $\mathbf{1 0 0} \mathbf{~ m V}$ for open-circuit and bus-idle fail-safe
Conforms to TIA/EIA-899 standard for M-LVDS
Glitch-free power-up/power-down on M-LVDS bus
Controlled transition times on driver output
Common-mode range: -1 V to +3.4 V, allowing communication with 2 V of ground noise
Driver outputs high-Z when disabled or powered off
Enhanced ESD protection on bus pins $\pm 15$ kV HBM (human body model), air discharge $\pm 8$ kV HBM (human body model), contact discharge $\pm 10$ kV IEC 61000-4-2, air discharge $\pm 8$ kV IEC 61000-4-2, contact discharge
Operating temperature range: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Available in 8-lead (ADN4690E/ADN4694E) and 14-lead (ADN4692E/ADN4695E) SOIC packages

## APPLICATIONS

Backplane and cable multipoint data transmission Multipoint clock distribution
Low power, high speed alternative to shorter RS-485 links Networking and wireless base station infrastructure

## GENERAL DESCRIPTION

The ADN4690E/ADN4692E/ADN4694E/ADN4695E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to $100 \mathrm{Mbps}(50 \mathrm{MHz}$ ). Slew rate control is implemented on the driver outputs. The receivers detect the bus state with a differential input of as little as 50 mV over a common-mode voltage range of -1 V to +3.4 V . ESD protection of up to $\pm 15 \mathrm{kV}$ is implemented on the bus pins. The parts adhere to the TIA/EIA-899 standard for M-LVDS and complement TIA/EIA-644 LVDS devices with additional multipoint capabilities.

The ADN4690E/ADN4692E are Type 1 receivers with 25 mV of hysteresis, so that slow-changing signals or loss of input does not lead to output oscillations. The ADN4694E/ADN4695E are Type 2 receivers exhibiting an offset threshold, guaranteeing the output state when the bus is idle (bus-idle fail-safe) or the inputs are open (open-circuit fail-safe).

[^0]
## FUNCTIONAL BLOCK DIAGRAMS



Figure 1.


Figure 2.

The parts are available as half-duplex in an 8-lead SOIC package (the ADN4690E/ADN4694E) or as full-duplex in a 14-lead SOIC package (the ADN4692E/ADN4695E). A selection table for the ADN469xE parts is shown in Table 1.

Table 1. ADN469xE Selection Table

| Part No. | Receiver | Data Rate | SOIC | Duplex |
| :--- | :--- | :--- | :--- | :--- |
| ADN4690E | Type 1 | 100 Mbps | 8-lead | Half |
| ADN4691E | Type 1 | 200 Mbps | 8-lead | Half |
| ADN4692E | Type 1 | 100 Mbps | 14-lead | Full |
| ADN4693E | Type 1 | 200 Mbps | 14-lead | Full |
| ADN4694E | Type 2 | 100 Mbps | 8-lead | Half |
| ADN4695E | Type 2 | 100 Mbps | 14-lead | Full |
| ADN4696E | Type 2 | 200 Mbps | 8-lead | Half |
| ADN4697E | Type 2 | 200 Mbps | 14-lead | Full |

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 www.analog.com
Fax: 781.461.3113 © 2012 Analog Devices, Inc. All rights reserved.

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
Functional Block Diagrams. .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Receiver Input Threshold Test Voltages ..... 4
Timing Specifications ..... 5
Absolute Maximum Ratings ..... 6
Thermal Resistance .....  6
ESD Caution ..... 6
Pin Configurations and Function Descriptions ..... 7
Typical Performance Characteristics .....  8
Test Circuits and Switching Characteristics ..... 11
REVISION HISTORY
3/12-Rev. 0 to Rev. A
Added ADN4694E and ADN4695E. Universal
Change to Features Section, General Description Section, and Table 1 .....  .1
Added Type 2 Receiver Parameters, Table 2 .....  3
Added Table 4, Renumbered Sequentially .....  5
Added Type 2 Receiver Parameters, Table 5 .....  5
Driver Voltage and Current Measurements ..... 11
Driver Timing Measurements ..... 12
Receiver Timing Measurements ..... 13
Theory of Operation ..... 14
Half-Duplex/Full-Duplex Operation ..... 14
Three-State Bus Connection ..... 14
Truth Tables. ..... 14
Glitch-Free Power-Up/Power-Down ..... 15
Fault Conditions ..... 15
Receiver Input Thresholds/Fail-Safe ..... 15
Applications Information ..... 16
Outline Dimensions ..... 17
Ordering Guide ..... 17
Changes to Table 8 .....  7
Added Table 13 ..... 14
Changes to Receiver Input Thresholds/Fail-Safe Section and Figure 35 ..... 15
Changes to Figure 36 and Figure 37 and Their Captions ..... 16
Changes to Ordering Guide ..... 18
1/12—Revision 0: Initial Version

## SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{R}_{\mathrm{L}}=50 \Omega ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. ${ }^{1}$
Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Differential Outputs |  |  |  |  |  |  |
| Differential Output Voltage Magnitude | \|Vod| | 480 |  | 650 | mV | See Figure 18 |
| $\Delta \mid$ Vool for Complementary Output States | $\Delta\left\|V_{\text {oo }}\right\|$ | -50 |  | +50 | mV | See Figure 18 |
| Common-Mode Output Voltage (Steady State) | Voc(Ss) | 0.8 |  | 1.2 | V | See Figure 19, Figure 22 |
| $\Delta V_{\text {oc(ss) }}$ for Complementary Output States | $\Delta \mathrm{V}_{\text {oc(ss) }}$ | -50 |  | +50 | mV | See Figure 19, Figure 22 |
| Peak-to-Peak Voc | Voc(PP) |  |  | 150 | mV | See Figure 19, Figure 22 |
| Maximum Steady-State Open-Circuit Output Voltage | $V_{A(0)}, V_{B(0)}$, <br> $\mathrm{V}_{\mathrm{Y}(0)}$, or $\mathrm{V}_{\mathrm{Z}(0)}$ | 0 |  | 2.4 | V | See Figure 20 |
| Voltage Overshoot |  |  |  |  |  |  |
| Low to High | $\mathrm{V}_{\text {PH }}$ |  |  | $1.2 \mathrm{~V}_{\mathrm{ss}}$ | V | See Figure 23, Figure 26 |
| High to Low | $V_{\text {PL }}$ | -0.2Vss |  |  | V | See Figure 23, Figure 26 |
| Output Current |  |  |  |  |  |  |
| Short Circuit | \|los| |  |  | 24 | mA | See Figure 21 |
| High Impedance State, Driver Only | loz | -15 |  | +10 | $\mu \mathrm{A}$ | $\begin{aligned} & -1.4 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{Y}} \text { or } \mathrm{V}_{\mathrm{Z}}\right) \leq 3.8 \mathrm{~V} \text {, } \\ & \text { other output }=1.2 \mathrm{~V} \end{aligned}$ |
| Power Off | $l_{\text {(OFFF) }}$ | -10 |  | +10 | $\mu \mathrm{A}$ | $\begin{aligned} & -1.4 \mathrm{~V} \leq\left(\mathrm{V}_{\mathrm{Y}} \text { or } \mathrm{V}_{\mathrm{z}}\right) \leq 3.8 \mathrm{~V}, \\ & \text { other output }=1.2 \mathrm{~V}, 0 \mathrm{~V} \leq \mathrm{V}_{\mathrm{Cc}} \leq 1.5 \mathrm{~V} \end{aligned}$ |
| Output Capacitance | $\mathrm{Cr}_{\mathrm{or}} \mathrm{C}_{z}$ |  | 3 |  | pF | $\begin{aligned} & \mathrm{V}_{1}=0.4 \sin \left(30 \mathrm{e}^{6} \pi \mathrm{tt}\right) \mathrm{V}+0.5 \mathrm{~V}_{1}^{2} \\ & \text { other output }=1.2 \mathrm{~V}, \mathrm{DE}=0 \mathrm{~V} \end{aligned}$ |
| Differential Output Capacitance | Cyz |  |  | 2.5 | pF | $V_{A B}=0.4 \sin \left(30 e^{6} \pi t\right) V^{2}{ }^{2} D E=0 V$ |
| Output Capacitance Balance ( $\mathrm{C}_{\mathrm{Y}} / \mathrm{C}_{\mathrm{z}}$ ) | $\mathrm{Cryz}^{\text {l }}$ | 0.99 |  | 1.01 |  |  |
| Logic Inputs (DI, DE) |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2 |  | $\mathrm{V}_{\text {cc }}$ | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | GND |  | 0.8 | V |  |
| Input High Current | $\mathrm{I}_{\mathrm{H}}$ | 0 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{H}}=2 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ |
| Input Low Current | IIL | 0 |  | 10 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ to 0.8 V |
| RECEIVER |  |  |  |  |  |  |
| Differential Inputs |  |  |  |  |  |  |
| Differential Input Threshold Voltage |  |  |  |  |  |  |
| Type 1 Receiver (ADN4690E, ADN4692E) | $\mathrm{V}_{\text {TH }}$ | -50 |  | +50 | mV | See Table 3, Figure 35 |
| Type 2 Receiver (ADN4694E, ADN4695E) | $V_{\text {TH }}$ | 50 |  | 150 | mV | See Table 4, Figure 35 |
| Input Hysteresis |  |  |  |  |  |  |
| Type 1 Receiver (ADN4690E, ADN4692E) | $\mathrm{V}_{\text {HYS }}$ |  | 25 |  | mV |  |
| Type 2 Receiver (ADN4694E, ADN4695E) | $\mathrm{V}_{\text {HYS }}$ |  | 0 |  | mV |  |
| Differential Input Voltage Magnitude | \| $\mathrm{V}_{\text {II }}$ \| | 0.05 |  | V cc | V |  |
| Input Capacitance | $\mathrm{C}_{\text {A }}$ or $\mathrm{C}_{\text {b }}$ |  | 3 |  | pF | $\begin{aligned} & V_{1}=0.4 \sin \left(30 \mathrm{e}^{6} \pi \mathrm{t}\right) \mathrm{V}+0.5 \mathrm{~V}_{1}^{2} \\ & \text { other input }=1.2 \mathrm{~V} \end{aligned}$ |
| Differential Input Capacitance | $\mathrm{C}_{\text {AB }}$ |  |  | 2.5 | pF | $V_{A B}=0.4 \sin \left(30 e^{6} \pi t\right) V^{2}$ |
| Input Capacitance Balance ( $\mathrm{C}_{\mathrm{A}} / \mathrm{C}_{\mathrm{B}}$ ) | $\mathrm{C}_{\text {A } / B}$ | 0.99 |  | 1.01 |  |  |
| Logic Output RO |  |  |  |  |  |  |
| Output High Voltage | Voh | 2.4 |  |  | V | $\mathrm{I}_{\mathrm{H}}=-8 \mathrm{~mA}$ |
| Output Low Voltage | Vol |  |  | 0.4 | V | $\mathrm{loL}=8 \mathrm{~mA}$ |
| High Impedance Output Current | loz | -10 |  | +15 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{o}}=0 \mathrm{~V}$ or 3.6 V |
| Logic Input $\overline{\mathrm{RE}}$ |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | 2 |  | Vcc | V |  |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | GND |  | 0.8 | V |  |
| Input High Current | $\mathrm{I}_{\mathrm{H}}$ | -10 |  | 0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{H}}=2 \mathrm{~V}$ to $\mathrm{V}_{\text {cc }}$ |
| Input Low Current | ILL | -10 |  | 0 | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{IL}}=\mathrm{GND}$ to 0.8 V |


${ }^{1}$ All typical values are given for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
${ }^{2}$ HP4194A impedance analyzer (or equivalent).

## RECEIVER INPUT THRESHOLD TEST VOLTAGES

$\overline{\mathrm{RE}}=0 \mathrm{~V}, \mathrm{H}=$ high, $\mathrm{L}=$ low.
Table 3. Test Voltages for Type 1 Receiver

| Applied Voltages |  | Input Voltage, Differential | Input Voltage, Common Mode | Receiver Output |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{V}_{\mathbf{A}}(\mathbf{V})$ | $\mathbf{V}_{\mathbf{B}}(\mathbf{V})$ | $\mathbf{V I D}_{\mathbf{I D}}(\mathbf{V})$ | $\mathbf{V I C}_{\mathbf{I}}(\mathbf{V})$ | RO |
| 2.4 | 0 | 2.4 | 1.2 | H |
| 0 | 2.4 | -2.4 | 1.2 | L |
| 3.425 | 3.375 | 0.05 | 3.4 | H |
| 3.375 | 3.425 | -0.05 | 3.4 | L |
| -0.975 | -1.025 | 0.05 | -1 | H |
| -1.025 | -0.975 | -0.05 | -1 | L |

Table 4. Test Voltages for Type 2 Receiver

| Applied Voltages |  | Input Voltage, Differential | Input Voltage, Common Mode | Receiver Output |
| :--- | :--- | :--- | :--- | :--- |
| $\mathbf{V}_{\mathbf{A}}(\mathbf{V})$ | $\mathbf{V}_{\mathbf{B}}(\mathbf{V})$ | $\mathbf{V I D}_{\mathbf{I D}}(\mathbf{V})$ | $\mathbf{V}_{\mathbf{I C}}(\mathbf{V})$ | RO |
| 2.4 | 0 | 2.4 | 1.2 | H |
| 0 | 2.4 | -2.4 | 1.2 | L |
| 3.475 | 3.325 | 0.15 | 3.4 | H |
| 3.425 | 3.375 | 0.05 | 3.4 | L |
| -0.925 | -1.075 | 0.15 | -1 | H |
| -0.975 | -1.025 | 0.05 | -1 | L |

## TIMING SPECIFICATIONS

$\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}$ to $3.6 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. ${ }^{1}$
Table 5.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DRIVER |  |  |  |  |  |  |
| Maximum Data Rate |  | 100 |  |  | Mbps |  |
| Propagation Delay | $\mathrm{t}_{\text {PLH, }} \mathrm{t}_{\text {PHL }}$ | 2 | 2.5 | 3.5 | ns | See Figure 23, Figure 26 |
| Differential Output Rise/Fall Time | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | 2 | 2.6 | 3.2 | ns | See Figure 23, Figure 26 |
| Pulse Skew \|t ${ }_{\text {PHL }}$ - $\mathrm{t}_{\text {PLH }}$ | $\mathrm{t}_{\text {sk }}$ |  | 30 | 150 | ps | See Figure 23, Figure 26 |
| Part-to-Part Skew | tsk(PP) |  |  | 0.9 | ns | See Figure 23, Figure 26 |
| Period Jitter, rms (One Standard Deviation) ${ }^{2}$ | $\mathrm{t}_{\text {(PER) }}$ |  | 2 | 3 | ps | 50 MHz clock input ${ }^{3}$ (see Figure 25) |
| Peak-to-Peak Jitter ${ }^{2,4}$ | $\mathrm{t}_{\text {( } P \mathrm{P})}$ |  |  | 150 | ps | 100 Mbps $2^{15}-1$ PRBS input ${ }^{5}$ (see Figure 28) |
| Disable Time from High Level | tphz |  | 4 | 7 | ns | See Figure 24, Figure 27 |
| Disable Time from Low Level | tplz |  | 4 | 7 | ns | See Figure 24, Figure 27 |
| Enable Time to High Level | tpzH |  | 4 | 7 | ns | See Figure 24, Figure 27 |
| Enable Time to Low Level | tpzL |  | 4 | 7 | ns | See Figure 24, Figure 27 |
| RECEIVER |  |  |  |  |  |  |
| Propagation Delay | $\mathrm{t}_{\text {RPLH, }} \mathrm{t}_{\text {RPHL }}$ | 2 |  | 6 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 29, Figure 32) |
| Rise/Fall Time | $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}}$ | 1 |  | 2.3 | ns | $\mathrm{C}_{L}=15 \mathrm{pF}$ (see Figure 29, Figure 32) |
| Pulse Skew $\left\|t_{\text {RPHL }}-t_{\text {RPLH }}\right\|$ |  |  |  |  |  | $C_{L}=15 \mathrm{pF}$ (see Figure 29, Figure 32) |
| Type 1 Receiver (ADN4690E, ADN4692E) | tsk |  | 100 | 300 | ps |  |
| Type 2 Receiver (ADN4694E, ADN4695E) | tsk |  | 300 | 500 | ps |  |
| Part-to-Part Skew ${ }^{6}$ | $\mathrm{tskg}_{\text {( PP) }}$ |  |  | 1 | ns | $\mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$ (see Figure 29, Figure 32) |
| Period Jitter, rms (One Standard Deviation) ${ }^{2}$ | $\mathrm{t}_{\mathrm{JPER})}$ |  | 4 | 7 | ps | $50 \mathrm{MHz} \mathrm{clock} \mathrm{input}{ }^{3}$ (see Figure 31) |
| Peak-to-Peak Jitter ${ }^{2,4}$ |  |  |  |  |  | 100 Mbps $2^{15}-1$ PRBS input ${ }^{5}$ (see Figure 34) |
| Type 1 Receiver (ADN4690E, ADN4692E) | $\mathrm{t}_{\text {(PP) }}$ |  | 200 | 700 | ps |  |
| Type 2 Receiver (ADN4694E, ADN4695E) | $\mathrm{t}_{\text {( }(\mathrm{PP})}$ |  | 225 | 800 | ps |  |
| Disable Time from High Level | $\mathrm{t}_{\text {RPHz }}$ |  | 6 | 10 | ns | See Figure 30, Figure 33 |
| Disable Time from Low Level | $\mathrm{t}_{\text {RPLZ }}$ |  | 6 | 10 | ns | See Figure 30, Figure 33 |
| Enable Time to High Level | $\mathrm{t}_{\text {RPZH }}$ |  | 10 | 15 | ns | See Figure 30, Figure 33 |
| Enable Time to Low Level | $\mathrm{t}_{\text {RPZL }}$ |  | 10 | 15 | ns | See Figure 30, Figure 33 |

[^1]
## ADN4690E/ADN4692E/ADN4694E/ADN4695E

## ABSOLUTE MAXIMUM RATINGS

$\mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted.

Table 6.

| Parameter | Rating |
| :--- | :--- |
| $V_{\mathrm{cc}}$ | -0.5 V to +4 V |
| Digital Input Voltage (DE, $\overline{\mathrm{RE},}, \mathrm{DI})$ | -0.5 V to +4 V |
| Receiver Input (A, B) Voltage |  |
| $\quad$ Half-Duplex (ADN4690E, ADN4694E) | -1.8 V to +4 V |
| $\quad$ Full-Duplex (ADN4692E, ADN4695E) | -4 V to +6 V |
| Receiver Output Voltage (RO) | -0.3 V to +4 V |
| Driver Output (A, B, Y, Z) Voltage | -1.8 V to +4 V |
| ESD Rating (A, B, Y, Z Pins) |  |
| $\quad$ HBM (Human Body Model) | $\pm 15 \mathrm{kV}$ |
| $\quad$ Air Discharge | $\pm 8 \mathrm{kV}$ |
| $\quad$ Contact Discharge | $\pm 10 \mathrm{kV}$ |
| $\quad$ IEC 61000-4-2, Air Discharge | $\pm 8 \mathrm{kV}$ |
| $\quad$ IEC 61000-4-2, Contact Discharge | $\pm 4 \mathrm{kV}$ |
| ESD Rating (Other Pins, HBM) |  |
| ESD Rating (All Pins) | $\pm 1.25 \mathrm{kV}$ |
| FICDM | $\pm 400 \mathrm{~V}$ |
| Machine Model | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Storage Temperature Range |  |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## THERMAL RESISTANCE

$\theta_{\text {IA }}$ is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7. Thermal Resistance

| Package Type | $\boldsymbol{\theta}_{\mathrm{JA}}$ | Unit |
| :--- | :--- | :--- |
| 8-Lead SOIC | 121 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| 14-Lead SOIC | 86 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |

## ESD CAUTION

|  | ESD (electrostatic discharge) sensitive device. <br> Charged devices and circuit boards can discharge <br> without detection. Although this product features <br> patented or proprietary protection circuitry, damage <br> may occur on devices subjected to high energy ESD. <br> Therefore, proper ESD precautions should be taken to <br> avoid performance degradation or loss of functionality. |
| :--- | :--- |

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. ADN4690E/ADN4694E Pin Configuration


Figure 4. ADN4692E/ADN4695E Pin Configuration

Table 8. Pin Function Descriptions

| ADN4690E/ ADN4694E Pin No. | ADN4692E/ <br> ADN4695E Pin No. | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| 1 | 2 | RO | Receiver Output. Type 1 receiver (ADN4690E/ADN4692E), when enabled: If $A-B \geq 50 \mathrm{mV}$, then $R O=$ logic high. If $A-B \leq-50 \mathrm{mV}$, then $R O=$ logic low. Type 2 receiver (ADN4694E/ADN4695E), when enabled: <br> If $A-B \geq 150 \mathrm{mV}$, then $R O=$ logic high. If $A-B \leq 50 \mathrm{mV}$, then $R O=$ logic low. Receiver output is undefined outside these conditions. |
| 2 | 3 | $\overline{\mathrm{RE}}$ | Receiver Output Enable. A logic low on this pin enables the receiver output, RO. A logic high on this pin places RO in a high impedance state. |
| 3 | 4 | DE | Driver Output Enable. A logic high on this pin enables the driver differential outputs. A logic low on this pin places the driver differential outputs in a high impedance state. |
| 4 | 5 | DI | Driver Input. Half-duplex (ADN4690E/ADN4694E), when enabled: <br> A logic low on DI forces A low and B high, whereas a logic high on DI forces $A$ high and $B$ low. Full-duplex (ADN4692E/ADN4695E), when enabled: <br> A logic low on DI forces Y low and Z high, whereas a logic high on DI forces Y high and Z low. |
| 5 | 6,7 | GND | Ground. |
| N/A | 9 | Y | Noninverting Driver Output Y. |
| N/A | 10 | Z | Inverting Driver Output Z. |
| 6 | N/A | A | Noninverting Receiver Input A and Noninverting Driver Output A. |
| N/A | 12 | A | Noninverting Receiver Input A. |
| 7 | N/A | B | Inverting Receiver Input B and Inverting Driver Output B. |
| N/A | 11 | B | Inverting Receiver Input B. |
| 8 | 13,14 | V cc | Power Supply ( $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$ ). |
| N/A | 1,8 | NC | No Connect. Do not connect to these pins. |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 5. Power Supply Current vs. Frequency
$\left(V_{C C}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}\right)$


Figure 6. Power Supply Current vs. Temperature
(Data Rate $=100 \mathrm{Mbps}, V_{c c}=3.3 \mathrm{~V}$ )


Figure 7. Receiver Output Current vs. Output Voltage (Output Low) $\left(T_{A}=25^{\circ} \mathrm{C}\right)$


Figure 8. Receiver Output Current vs. Output Voltage (Output High) ( $T_{A}=25^{\circ} \mathrm{C}$ )


Figure 9. Driver Propagation Delay vs. Temperature $\left(\right.$ Data Rate $\left.=2 \mathrm{Mbps}, V_{C C}=3.3 \mathrm{~V}, R_{L}=50 \Omega\right)$


Figure 10. Receiver Propagation Delay vs. Temperature
(Data Rate $=2 \mathrm{Mbps}, V_{C C}=3.3 \mathrm{~V}, V_{I D}=200 \mathrm{mV}, V_{I C}=1 \mathrm{~V}, C_{L}=15 \mathrm{pF}$ )


Figure 11. Driver Jitter (Period) vs. Frequency
(Vcc $=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$, Clock Input)


Figure 12. Driver Jitter (Peak-to-Peak) vs. Data Rate $\left(V_{C C}=3.3 V, T_{A}=25^{\circ} \mathrm{C}\right.$, PRBS $2^{15}-1$ NRZ Input $)$


Figure 13. Driver Jitter (Peak-to-Peak) vs. Temperature (Data Rate $=100 \mathrm{Mbps}, V_{C C}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}$, PRBS $2^{15}-1$ NRZ Input)


Figure 14. Receiver Jitter (Period) vs. Frequency ( $V_{C C}=3.3 \mathrm{~V}, T_{A}=25^{\circ} \mathrm{C}, V_{I C}=1 \mathrm{~V}$, Clock Input)


Figure 15. Receiver Jitter (Peak-to-Peak) vs. Temperature $\left(V_{C C}=3.3\right.$ V, $V_{\text {IC }}=1$ V, PRBS $2^{15}-1$ NRZ Input $)$


Figure 16. ADN4690E Driver Output Eye Pattern (Data Rate $=100 \mathrm{Mbps}$, PRBS $2^{15}-1$ Input, $\left.R_{L}=50 \Omega\right)$


Figure 17. ADN4690E Receiver Output Eye Pattern $\left(\right.$ Data Rate $=100 \mathrm{Mbps}$, PRBS $\left.^{15}-1, C_{L}=15 \mathrm{pF}\right)$

## TEST CIRCUITS AND SWITCHING CHARACTERISTICS

driver voltage and current measurements


NOTES

1. 1\% TOLERANCE FOR ALL RESISTORS.

Figure 18. Driver Voltage Measurement over Common-Mode Range


NOTES

1. C1, C2, AND C3 ARE 20\% AND INCLUDE PROBE/STRAY

CAPACITANCE < 2cm FROM DUT.
2. R1 AND R2 ARE 1\%, METAL FILM, SURFACE MOUNT,
<2cm FROM DUT.
Figure 19. Driver Common-Mode Output Voltage Measurement

Figure 20. Maximum Steady-State Output Voltage Measurement



Figure 21. Driver Short Circuit


NOTES

1. INPUT PULSE GENERATOR: $1 \mathrm{MHz} ; 50 \% \pm 5 \%$ DUTY CYCLE; $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 1 \mathrm{~ns}$.
2. $\mathrm{V}_{\mathrm{OC}(\mathrm{PP})}$ MEASURED ON TEST EQUIPMENT WITH -3dB BANDWIDTH $\geq 1 \mathrm{GHz}$. 항

Figure 22. Driver Common-Mode Output Voltage (Steady State)

## ADN4690E/ADN4692E/ADN4694E/ADN4695E

## DRIVER TIMING MEASUREMENTS



NOTES

1. C1, C2, AND C3 ARE 20\% AND INCLUDE PROBE/STRAY CAPACITANCE < 2 cm FROM DUT.
2. R1 IS 1\%, METAL FILM, SURFACE MOUNT, $<2 \mathrm{~cm}$ FROM DUT

Figure 23. Driver Timing Measurement


NOTES

1. C1, C2, C3, AND C4 ARE 20\% AND INCLUDE PROBE/STRAY CAPACITANCE < 2 cm FROM DUT.
2. R1 AND R2 ARE 1\%, METAL FILM, SURFACE MOUNT, <2cm FROM DUT.

Figure 24. Driver Enable/Disable Time Test Circuit


## NOTES

1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 50 MHz ; $50 \% \pm 1 \%$ DUTY CYCLE
2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.

Figure 25. Driver Period Jitter Characteristics


NOTES

1. INPUT PULSE GENERATOR: $1 \mathrm{MHz} ; \mathbf{5 0 \%} \pm \mathbf{5 \%}$ DUTY CYCLE; $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 1 \mathrm{~ns}$.
2. MEASURED ON TEST EQUIPMENT WITH -3 dB BANDWIDTH $\geq 1 \mathrm{GHz}$.

Figure 26. Driver Propagation, Rise/Fall Times and Voltage Overshoot

notes

1. INPUT PULSE GENERATOR: $1 \mathrm{MHz} ; 50 \% \pm 5 \%$ DUTY CYCLE; $\boldsymbol{t}_{R}, \mathrm{t}_{\mathrm{F}} \leq 1 \mathrm{~ns}$.
2. MEASURED ON TEST EQUIPMENT WITH -3 dB BANDWIDTH $\geq 1 \mathrm{GHz}$.

Figure 27. Driver Enable/Disable Times


NOTES

1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; $100 \mathrm{Mbps} ; 2^{15}-1$ PRBS.

## RECEIVER TIMING MEASUREMENTS



NOTES

1. C I IS 20\%, CERAMIC, SURFACE MOUNT, AND INCLUDES PROBE/STRAY CAPACITANCE
$<\mathbf{2 c m}$ FROM DUT.
Figure 29. Receiver Timing Measurement


NOTES

1. $\mathrm{C}_{\mathrm{L}}$ IS 20\% AND INCLUDES PROBE/STRAY
CAPACITANCE < 2cm FROM DUT.
2. $\mathrm{R}_{\mathrm{L}}$ IS $1 \%$ METAL FILM, SURFACE MOUNT, <2cm FROM DUT.

Figure 30. Receiver Enable/Disable Time


NOTES

1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 50 MHz 50\% $\pm 1 \%$ DUTY CYCLE.
2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.

Figure 31. Receiver Period Jitter Characteristics


NOTES

1. INPUT PULSE GENERATOR: $1 \mathrm{MHz} ; 50 \% \pm 5 \%$ DUTY CYCLE; $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 1 \mathrm{~ns}$.

Figure 32. Receiver Propagation and Rise/Fall Times


NOTES

1. INPUT PULSE GENERATOR: $1 \mathrm{MHz} ; 50 \pm 5 \%$ DUTY CYCLE; $\mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \leq 1 \mathrm{~ns}$.

Figure 33. Receiver Enable/Disable Times


NOTES

1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 100Mbps; $2^{15}$ - 1 PRBS.
2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.

## THEORY OF OPERATION

The ADN4690E/ADN4692E/ADN4694E/ADN4695E are transceivers for transmitting and receiving multipoint, low voltage differential signaling (M-LVDS) at high speed (data rates up to 100 Mbps ). Each device has a differential line driver and a differential line receiver, allowing each device to send and receive data.
Multipoint LVDS expands on the established LVDS low voltage differential signaling method by allowing bidirectional communication between more than two nodes. Up to 32 nodes can be connected on an M-LVDS bus.

## HALF-DUPLEX/FULL-DUPLEX OPERATION

Half-duplex operation allows a transceiver to transmit or receive, but not both at the same time. However, with fullduplex operation, a transceiver can transmit and receive simultaneously. The ADN4690E/ADN4694E are half-duplex devices in which the driver and the receiver share differential bus terminals. The ADN4692E/ADN4695E are full-duplex devices that have dedicated driver output and receiver input pins. Figure 36 and Figure 37 show typical half- and full-duplex bus topologies, respectively, for M-LVDS.

## THREE-STATE BUS CONNECTION

The outputs of the device can be placed in a high impedance state by disabling the driver or receiver. This allows several driver outputs to be connected to a single M-LVDS bus. Note that, on each bus line, only one driver can be enabled at a time, but many receivers can be enabled at the same time.
The driver can be enabled or disabled using the driver enable pin (DE). DE enables the driver outputs when taken high; when taken low, DE puts the driver outputs into a high impedance state. Similarly, an active low receiver enable pin ( $\overline{\mathrm{RE}})$ controls the receiver. Taking this pin low enables the receiver, whereas taking it high puts the receiver outputs into a high impedance state.

Truth tables for driver and receiver output states under various conditions are shown in Table 10, Table 11, Table 12, and Table 13.

## TRUTH TABLES

Table 9. Truth Table Abbreviations

| Abbreviation | Description |
| :--- | :--- |
| H | High level |
| L | Low level |
| X | Don't care |
| I | Indeterminate |
| Z | High impedance (off) |
| NC | Disconnected |

## Driver, Half Duplex (ADN4690E/ADN4694E)

Table 10. Transmitting (see Table 9 for Abbreviations)

| Power | Inputs |  | Outputs |  |
| :--- | :--- | :--- | :--- | :--- |
|  | DE | DI | A | B |
| Yes | H | H | H | L |
| Yes | H | L | L | H |
| Yes | H | NC | L | H |
| Yes | L | X | Z | Z |
| Yes | NC | X | Z | Z |
| 1.5 V | X | X | Z | Z |

Driver, Full Duplex (ADN4692E/ADN4695E)
Table 11. Transmitting (see Table 9 for Abbreviations)

| Power | Inputs |  | Outputs |  |
| :--- | :--- | :--- | :--- | :--- |
|  | DE | DI | Y | Z |
| Yes | H | H | H | L |
| Yes | H | L | L | H |
| Yes | H | NC | L | H |
| Yes | L | X | Z | Z |
| Yes | NC | X | Z | Z |
| s1.5 V | X | X | Z | Z |

Type 1 Receiver (ADN4690E/ADN4692E)
Table 12. Receiving (see Table 9 for Abbreviations)

|  | Inputs |  | Output |
| :--- | :--- | :--- | :--- |
| Power | A - B | $\overline{\mathbf{R E}}$ | RO |
| Yes | $\geq 50 \mathrm{mV}$ | L | H |
| Yes | $\leq-50 \mathrm{mV}$ | L | L |
| Yes | $-50 \mathrm{mV}<\mathrm{A}-\mathrm{B}<50 \mathrm{mV}$ | L | I |
| Yes | NC | L | I |
| Yes | X | H | Z |
| Yes | X | NC | Z |
| No | X | X | Z |

## Type 2 Receiver (ADN4694E/ADN4695E)

Table 13. Receiving (see Table 9 for Abbreviations)

|  | Inputs |  | Output |
| :--- | :--- | :--- | :--- |
| Power | A - B | $\overline{\text { RE }}$ | RO |
| Yes | $\geq 150 \mathrm{mV}$ | L | H |
| Yes | $\leq 50 \mathrm{mV}$ | L | L |
| Yes | $50 \mathrm{mV}<\mathrm{A}-\mathrm{B}<150 \mathrm{mV}$ | L | I |
| Yes | NC | L | L |
| Yes | X | H | Z |
| Yes | X | NC | Z |
| No | X | X | Z |

## GLITCH-FREE POWER-UP/POWER-DOWN

To minimize disruption to the bus when adding nodes, the M-LVDS outputs of the device are kept glitch-free when the device is powering up or down. This feature allows insertion of devices onto a live M-LVDS bus because the bus outputs are not switched on before the device is fully powered. In addition, all outputs are placed in a high impedance state when the device is powered off.

## FAULT CONDITIONS

The ADN4690E/ADN4692E/ADN4694E/ADN4695E contain short-circuit current protection that protects the part under fault conditions in the case of short circuits on the bus. This protection limits the current in a fault condition to 24 mA at the transmitter outputs for short-circuit faults between -1 V and +3.4 V . Any network fault must be cleared to avoid data transmission errors and to ensure reliable operation of the data network and any devices that are connected to the network.

## RECEIVER INPUT THRESHOLDS/FAIL-SAFE

Two receiver types are available, both of which incorporate protection against short circuits.
The Type 1 receivers of the ADN4690E/ADN4692E incorporate 25 mV of hysteresis. This ensures that slow-changing signals or a loss of input does not result in oscillation of the receiver output. Type 1 receiver thresholds are $\pm 50 \mathrm{mV}$; therefore, the state of the receiver output is indeterminate if the differential between A and B is about 0 V . This state occurs if the bus is idle (approximately 0 V on both A and B ), with no drivers enabled on the attached nodes.

Type 2 receivers (ADN4694E/ADN4695E) have an open circuit and bus-idle fail-safe. The input threshold is offset by 100 mV so that a logic low is present on the receiver output when the bus is idle or when the receiver inputs are open.
The different receiver thresholds for the two receiver types are illustrated in Figure 35. See Table 12 and Table 13 for receiver output states under various conditions.


Figure 35. Input Threshold Voltages

## APPLICATIONS INFORMATION

M-LVDS extends the low power, high speed, differential signaling of LVDS (low voltage differential signaling) to multipoint systems where multiple nodes are connected over short distances in a bus topology network.
With M-LVDS, a transmitting node drives a differential signal across a transmission medium such as a twisted pair cable. The transmitted differential signal allows other receiving nodes that are connected along the bus to detect a differential voltage that can then be converted back into a single-ended logic signal by the receiver.

The communication line is typically terminated at both ends by resistors $\left(\mathrm{R}_{\mathrm{T}}\right)$, the value of which is chosen to match the characteristic impedance of the medium (typically $100 \Omega$ ).
For half-duplex multipoint applications such as the one shown in Figure 36, only one driver can be enabled at any time. Fullduplex nodes allow a master slave topology, as shown in Figure 37. In this configuration, a master node can concurrently send and receive data to/from slave nodes. At any time, only one slave node can have its driver enabled to concurrently transmit data back to the master node.


NOTES

1. MAXIMUM NUMBER OF NODES: 32
2. $\mathrm{R}_{\mathrm{T}}$ IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.

Figure 36. ADN4694E Typical Half-Duplex M-LVDS Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)


NOTES

1. MAXIMUM NUMBER OF NODES: 32
2. $\mathrm{R}_{\mathrm{T}}$ IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.

Figure 37. ADN4695E Typical Full-Duplex M-LVDS Master-Slave Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)

## OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body
( $R-8$ )
Dimensions shown in millimeters and (inches)


COMPLIANT TO JEDEC STANDARDS MS-012-AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 39. 14-Lead Standard Small Outline Package [SOIC_N]
Narrow Body
(R-14)
Dimensions shown in millimeters and (inches)
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| ADN4690EBRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N) | R-8 |
| ADN4690EBRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N) | R-8 |
| ADN4692EBRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Standard Small Outline Package (SOIC_N) | R-14 |
| ADN4692EBRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Standard Small Outline Package (SOIC_N) | R-14 |
| ADN4694EBRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N) | R-8 |
| ADN4694EBRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 8-Lead Standard Small Outline Package (SOIC_N) | R-8 |
| ADN4695EBRZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Standard Small Outline Package (SOIC_N) | R-14 |
| ADN4695EBRZ-RL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 14-Lead Standard Small Outline Package (SOIC_N) | R-14 |
| EVAL-ADN469xEHDEBZ |  | Evaluation Board for Half-Duplex M-LVDS (ADN4690E, ADN4694E) |  |
| EVAL-ADN469xEFDEBZ |  | Evaluation Board for Full-Duplex M-LVDS (ADN4692E,ADN4695E) |  |

[^2]
## ADN4690E/ADN4692E/ADN4694E/ADN4695E

## NOTES

ADN4690E/ADN4692E/ADN4694E/ADN4695E
NOTES

## NOTES


[^0]:    Rev. A
    Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

[^1]:    ${ }^{1}$ All typical values are given for $\mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
    ${ }^{2}$ Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.
    ${ }^{3} \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=0.5 \mathrm{~ns}$ ( $10 \%$ to $90 \%$ ), measured over 30,000 samples.
    ${ }^{4}$ Peak-to-peak jitter specifications include jitter due to pulse skew ( $\mathrm{t}_{\mathrm{sk}}$ ).
    ${ }^{5} \mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}=0.5 \mathrm{~ns}$ ( $10 \%$ to $90 \%$ ), measured over 100,000 samples.
    ${ }^{6}$ HP4194A impedance analyzer or equivalent.

[^2]:    ${ }^{1} Z=$ RoHS Compliant Part.

