

3.3 V, 100 Mbps, Half- and Full-Duplex, **High Speed M-LVDS Transceivers**

Data Sheet

ADN4690E/ADN4692E/ADN4694E/ADN4695E

FEATURES

Multipoint LVDS transceivers (low voltage differential signaling driver and receiver pairs) Switching rate: 100 Mbps (50 MHz) Supported bus loads: 30 Ω to 55 Ω

Choice of 2 receiver types

Type 1 (ADN4690E/ADN4692E): hysteresis of 25 mV Type 2 (ADN4694E/ADN4695E): threshold offset of 100 mV

for open-circuit and bus-idle fail-safe Conforms to TIA/EIA-899 standard for M-LVDS Glitch-free power-up/power-down on M-LVDS bus Controlled transition times on driver output Common-mode range: -1 V to +3.4 V, allowing communication with 2 V of ground noise

Driver outputs high-Z when disabled or powered off

Enhanced ESD protection on bus pins

±15 kV HBM (human body model), air discharge

±8 kV HBM (human body model), contact discharge

±10 kV IEC 61000-4-2, air discharge

±8 kV IEC 61000-4-2, contact discharge Operating temperature range: -40°C to +85°C

Available in 8-lead (ADN4690E/ADN4694E) and 14-lead

(ADN4692E/ADN4695E) SOIC packages

APPLICATIONS

Backplane and cable multipoint data transmission **Multipoint clock distribution** Low power, high speed alternative to shorter RS-485 links Networking and wireless base station infrastructure


GENERAL DESCRIPTION

The ADN4690E/ADN4692E/ADN4694E/ADN4695E are multipoint, low voltage differential signaling (M-LVDS) transceivers (driver and receiver pairs) that can operate at up to 100 Mbps (50 MHz). Slew rate control is implemented on the driver outputs. The receivers detect the bus state with a differential input of as little as 50 mV over a common-mode voltage range of -1 V to +3.4 V. ESD protection of up to ± 15 kV is implemented on the bus pins. The parts adhere to the TIA/EIA-899 standard for M-LVDS and complement TIA/EIA-644 LVDS devices with additional multipoint capabilities.

The ADN4690E/ADN4692E are Type 1 receivers with 25 mV of hysteresis, so that slow-changing signals or loss of input does not lead to output oscillations. The ADN4694E/ADN4695E are Type 2 receivers exhibiting an offset threshold, guaranteeing the output state when the bus is idle (bus-idle fail-safe) or the inputs are open (open-circuit fail-safe).

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAMS



ADN4692E/ **ADN4695E** DE

GND Figure 2.

The parts are available as half-duplex in an 8-lead SOIC package (the ADN4690E/ADN4694E) or as full-duplex in a 14-lead SOIC package (the ADN4692E/ADN4695E). A selection table for the ADN469xE parts is shown in Table 1.

Table 1. ADN469xE Selection Table

Part No.	Receiver	Data Rate	SOIC	Duplex
ADN4690E	Type 1	100 Mbps	8-lead	Half
ADN4691E	Type 1	200 Mbps	8-lead	Half
ADN4692E	Type 1	100 Mbps	14-lead	Full
ADN4693E	Type 1	200 Mbps	14-lead	Full
ADN4694E	Type 2	100 Mbps	8-lead	Half
ADN4695E	Type 2	100 Mbps	14-lead	Full
ADN4696E	Type 2	200 Mbps	8-lead	Half
ADN4697E	Type 2	200 Mbps	14-lead	Full

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 www.analog.com Fax: 781.461.3113

©2012 Analog Devices, Inc. All rights reserved.

Data Sheet

ADN4690E/ADN4692E/ADN4694E/ADN4695E

Features	Driver Voltage and Current Measurements 1
Applications1	Driver Timing Measurements
Functional Block Diagrams	Receiver Timing Measurements
General Description	Theory of Operation
Revision History	Half-Duplex/Full-Duplex Operation1
Specifications	Three-State Bus Connection
Receiver Input Threshold Test Voltages4	Truth Tables1
Timing Specifications5	Glitch-Free Power-Up/Power-Down1
Absolute Maximum Ratings6	Fault Conditions1
Thermal Resistance6	Receiver Input Thresholds/Fail-Safe1
ESD Caution6	Applications Information10
Pin Configurations and Function Descriptions	Outline Dimensions
Typical Performance Characteristics	Ordering Guide1
Test Circuits and Switching Characteristics11	

REVISION HISTORY

TABLE OF CONTENTS

NEVISION HISTORY	
3/12—Rev. 0 to Rev. A	
Added ADN4694E and ADN4695EUniver	rsal
Change to Features Section, General Description Section,	
and Table 1	1
Added Type 2 Receiver Parameters, Table 2	3
Added Table 4, Renumbered Sequentially	5
Added Type 2 Deceiver Parameters Table 5	5

Changes to Table 8	
Added Table 13	
Changes to Receiver Input Thresholds/Fail-Safe Section	
and Figure 35	15
Changes to Figure 36 and Figure 37 and Their Captions	
Changes to Ordering Guide	

SPECIFICATIONS

 V_{CC} = 3.0 V to 3.6 V; R_{L} = 50 $\Omega;$ T_{A} = T_{MIN} to $T_{\text{MAX}},$ unless otherwise noted. 1

Table 2.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER			71			
Differential Outputs						
Differential Output Voltage Magnitude	V _{OD}	480		650	mV	See Figure 18
Δ V _{OD} for Complementary Output States	$\Delta V_{OD} $	-50		+50	mV	See Figure 18
Common-Mode Output Voltage (Steady State)	V _{OC(SS)}	0.8		1.2	V	See Figure 19, Figure 22
ΔV _{OC(SS)} for Complementary Output States	$\Delta V_{OC(SS)}$	-50		+50	mV	See Figure 19, Figure 22
Peak-to-Peak Voc	V _{OC(PP)}			150	mV	See Figure 19, Figure 22
Maximum Steady-State Open-Circuit Output	V _{A(O)} , V _{B(O)} ,	0		2.4	V	See Figure 20
Voltage	$V_{Y(O)}$, or $V_{Z(O)}$					
Voltage Overshoot						
Low to High	V _{PH}			1.2V _{SS}	V	See Figure 23, Figure 26
High to Low	V _{PL}	-0.2V _{SS}			V	See Figure 23, Figure 26
Output Current						
Short Circuit	I _{OS}			24	mA	See Figure 21
High Impedance State, Driver Only	loz	_15 		+10	μΑ	$-1.4 \text{ V} \le (V_Y \text{ or } V_Z) \le 3.8 \text{ V},$ other output = 1.2 V
Power Off	I _{O(OFF)}	-10		+10	μΑ	$-1.4 \text{ V} \le (V_Y \text{ or } V_Z) \le 3.8 \text{ V},$ other output = 1.2 V, 0 V ≤ V _{CC} ≤ 1.5 \(^1\)
Output Capacitance	C _Y or C _Z		3		pF	$V_1 = 0.4 \sin(30e^6\pi t) V + 0.5 V_1^2$ other output = 1.2 V, DE = 0 V
Differential Output Capacitance	C _{YZ}			2.5	pF	$V_{AB} = 0.4 \sin(30e^6\pi t) \text{ V,}^2 \text{ DE} = 0 \text{ V}$
Output Capacitance Balance (C _Y /C _Z)	C _{Y/Z}	0.99		1.01		
Logic Inputs (DI, DE)						
Input High Voltage	V _{IH}	2		V_{CC}	V	
Input Low Voltage	V _{IL}	GND		8.0	V	
Input High Current	I _{IH}	0		10	μΑ	$V_{IH} = 2 V \text{ to } V_{CC}$
Input Low Current	I _{IL}	0		10	μΑ	$V_{IL} = GND$ to 0.8 V
RECEIVER						
Differential Inputs						
Differential Input Threshold Voltage						
Type 1 Receiver (ADN4690E, ADN4692E)	V_{TH}	-50		+50	mV	See Table 3, Figure 35
Type 2 Receiver (ADN4694E, ADN4695E)	V _{TH}	50		150	mV	See Table 4, Figure 35
Input Hysteresis						
Type 1 Receiver (ADN4690E, ADN4692E)	V _{HYS}		25		mV	
Type 2 Receiver (ADN4694E, ADN4695E)	V _{HYS}		0		mV	
Differential Input Voltage Magnitude	V _{ID}	0.05		V_{CC}	V	
Input Capacitance	C _A or C _B		3		pF	$V_1 = 0.4 \sin(30e^6\pi t) V + 0.5 V_r^2$ other input = 1.2 V
Differential Input Capacitance	C _{AB}			2.5	pF	$V_{AB} = 0.4 \sin(30e^6\pi t) V^2$
Input Capacitance Balance (C _A /C _B)	C _{A/B}	0.99		1.01		·
Logic Output RO						
Output High Voltage	V _{OH}	2.4			V	I _{OH} = -8 mA
Output Low Voltage	V _{OL}			0.4	V	I _{OL} = 8 mA
High Impedance Output Current	loz	-10		+15	μΑ	V ₀ = 0 V or 3.6 V
Logic Input RE						
Input High Voltage	V _{IH}	2		V_{CC}	V	
Input Low Voltage	VIL	GND		0.8	V	
Input High Current	I _{IH}	-10		0	μΑ	$V_{IH} = 2 V \text{ to } V_{CC}$
Input Low Current	I _{IL}	-10		0	μΑ	$V_{IL} = GND \text{ to } 0.8 \text{ V}$

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
BUS INPUT/OUTPUT						
Input Current						
A (Receiver or Transceiver with Driver Disabled)	IA	0		32	μΑ	$V_B = 1.2 \text{ V}, V_A = 3.8 \text{ V}$
		-20		+20	μΑ	$V_B = 1.2 \text{ V}, V_A = 0 \text{ V or } 2.4 \text{ V}$
		-32		0	μΑ	$V_B = 1.2 \text{ V}, V_A = -1.4 \text{ V}$
B (Receiver or Transceiver with Driver Disabled)	I _B	0		32	μΑ	$V_A = 1.2 \text{ V}, V_B = 3.8 \text{ V}$
		-20		+20	μΑ	$V_A = 1.2 \text{ V}, V_B = 0 \text{ V or } 2.4 \text{ V}$
		-32		0	μΑ	$V_A = 1.2 \text{ V}, V_B = -1.4 \text{ V}$
Differential (Receiver or Transceiver with Driver Disabled)	I _{AB}	-4		+4	μΑ	$V_A = V_B$, $1.4 \le V_A \le 3.8 \text{ V}$
Power-Off Input Current						0 V ≤ V _{CC} ≤ 1.5 V
A (Receiver or Transceiver)	I _{A(OFF)}	0		32	μΑ	$V_B = 1.2 \text{ V}, V_A = 3.8 \text{ V}$
		-20		+20	μΑ	$V_B = 1.2 \text{ V}, V_A = 0 \text{ V or } 2.4 \text{ V}$
		-32		0	μΑ	$V_B = 1.2 \text{ V}, V_A = -1.4 \text{ V}$
B (Receiver or Transceiver)	I _{B(OFF)}	0		32	μΑ	$V_A = 1.2 \text{ V}, V_B = 3.8 \text{ V}$
		-20		+20	μΑ	$V_A = 1.2 \text{ V}, V_B = 0 \text{ V or } 2.4 \text{ V}$
		-32		0	μΑ	$V_A = 1.2 \text{ V}, V_B = -1.4 \text{ V}$
Differential (Receiver or Transceiver)	I _{AB(OFF)}	-4		+4	μΑ	$V_A = V_B$, 1.4 $V \le V_A \le 3.8 V$
Input Capacitance (Transceiver with Driver Disabled)	C _A or C _B		5		pF	$V_1 = 0.4 \sin(30e^6\pi t) V + 0.5 V,2$ other input = 1.2 V, DE = 0 V
Differential Input Capacitance (Transceiver with Driver Disabled)	Сав			3	pF	$V_{AB} = 0.4 \sin(30e^6\pi t) V_r^2 DE = 0 V$
Input Capacitance Balance (C_A/C_B) (Transceiver with Driver Disabled)	C _{A/B}	0.99		1.01		DE = 0 V
POWER SUPPLY						
Supply Current	Icc					
Only Driver Enabled			13	22	mA	DE, $\overline{RE} = V_{CC}$, $R_L = 50 \Omega$
Both Driver and Receiver Disabled			1	4	mA	$DE = 0 V$, $\overline{RE} = V_{CC}$, $R_L = no load$
Both Driver and Receiver Enabled			16	24	mA	$DE = V_{CC}$, $\overline{RE} = 0$ V, $R_L = 50$ Ω
Only Receiver Enabled			4	13	mA	DE, $\overline{RE} = 0 \text{ V}$, $R_L = 50 \Omega$
Total Power Dissipation	P _D			94	mW	$R_L = 50 \Omega$, input (DI) = 50 MHz, 50% duty cycle square wave; DE = V_{CC} ; $RE = 0 V$; $T_A = 85^{\circ}C$

 $^{^1}$ All typical values are given for V_{CC} = 3.3 V and T_A = 25°C. 2 HP4194A impedance analyzer (or equivalent).

RECEIVER INPUT THRESHOLD TEST VOLTAGES

 $\overline{RE} = 0$ V, H = high, L = low.

Table 3. Test Voltages for Type 1 Receiver

Applied Voltages		Input Voltage, Differential	Input Voltage, Common Mode	Receiver Output
V _A (V)	V _B (V)	V _{ID} (V)	V _{IC} (V)	RO
2.4	0	2.4	1.2	Н
0	2.4	-2.4	1.2	L
3.425	3.375	0.05	3.4	Н
3.375	3.425	-0.05	3.4	L
-0.975	-1.025	0.05	-1	Н
-1.025	-0.975	-0.05	-1	L

Table 4. Test Voltages for Type 2 Receiver

Applied Voltages		Input Voltage, Differential	Input Voltage, Common Mode	Receiver Output
V _A (V)	V _B (V)	V _{ID} (V)	V _{IC} (V)	RO
2.4	0	2.4	1.2	Н
0	2.4	-2.4	1.2	L
3.475	3.325	0.15	3.4	Н
3.425	3.375	0.05	3.4	L
-0.925	-1.075	0.15	_1	Н
-0.975	-1.025	0.05	_1	L

TIMING SPECIFICATIONS

 V_{CC} = 3.0 V to 3.6 V; T_{A} = T_{MIN} to T_{MAX} , unless otherwise noted. 1

Table 5.

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER						
Maximum Data Rate		100			Mbps	
Propagation Delay	t _{PLH} , t _{PHL}	2	2.5	3.5	ns	See Figure 23, Figure 26
Differential Output Rise/Fall Time	t _R , t _F	2	2.6	3.2	ns	See Figure 23, Figure 26
Pulse Skew tphl - tplh	t _{SK}		30	150	ps	See Figure 23, Figure 26
Part-to-Part Skew	t _{SK(PP)}			0.9	ns	See Figure 23, Figure 26
Period Jitter, rms (One Standard Deviation) ²	t _{J(PER)}		2	3	ps	50 MHz clock input ³ (see Figure 25)
Peak-to-Peak Jitter ^{2, 4}	t _{J(PP)}			150	ps	100 Mbps 2 ¹⁵ – 1 PRBS input ⁵ (see Figure 28)
Disable Time from High Level	t _{PHZ}		4	7	ns	See Figure 24, Figure 27
Disable Time from Low Level	t PLZ		4	7	ns	See Figure 24, Figure 27
Enable Time to High Level	t _{PZH}		4	7	ns	See Figure 24, Figure 27
Enable Time to Low Level	t _{PZL}		4	7	ns	See Figure 24, Figure 27
RECEIVER						
Propagation Delay	t _{RPLH} , t _{RPHL}	2		6	ns	$C_L = 15 \text{ pF (see Figure 29, Figure 32)}$
Rise/Fall Time	t _R , t _F	1		2.3	ns	$C_L = 15 \text{ pF (see Figure 29, Figure 32)}$
Pulse Skew t _{RPHL} - t _{RPLH}						$C_L = 15 \text{ pF (see Figure 29, Figure 32)}$
Type 1 Receiver (ADN4690E, ADN4692E)	t _{SK}		100	300	ps	
Type 2 Receiver (ADN4694E, ADN4695E)	t _{SK}		300	500	ps	
Part-to-Part Skew ⁶	t _{SK(PP)}			1	ns	$C_L = 15 \text{ pF (see Figure 29, Figure 32)}$
Period Jitter, rms (One Standard Deviation) ²	t _{J(PER)}		4	7	ps	50 MHz clock input ³ (see Figure 31)
Peak-to-Peak Jitter ^{2,4}						100 Mbps 2 ¹⁵ – 1 PRBS input ⁵ (see Figure 34)
Type 1 Receiver (ADN4690E, ADN4692E)	t _{J(PP)}		200	700	ps	
Type 2 Receiver (ADN4694E, ADN4695E)	t _{J(PP)}		225	800	ps	
Disable Time from High Level	t _{RPHZ}		6	10	ns	See Figure 30, Figure 33
Disable Time from Low Level	t _{RPLZ}		6	10	ns	See Figure 30, Figure 33
Enable Time to High Level	t _{RPZH}		10	15	ns	See Figure 30, Figure 33
Enable Time to Low Level	t _{RPZL}		10	15	ns	See Figure 30, Figure 33

 $^{^{1}}$ All typical values are given for $V_{CC} = 3.3 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

² Jitter parameters are guaranteed by design and characterization. Values do not include stimulus jitter.

 $^{^3}$ t_R = t_F = 0.5 ns (10% to 90%), measured over 30,000 samples. 4 Peak-to-peak jitter specifications include jitter due to pulse skew (t_{sk}).

 $^{^5}$ $t_\text{R} = t_\text{F} = 0.5$ ns (10% to 90%), measured over 100,000 samples.

⁶ HP4194A impedance analyzer or equivalent.

ABSOLUTE MAXIMUM RATINGS

 $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 6.

Tuble 0.					
Parameter	Rating				
Vcc	-0.5 V to +4 V				
Digital Input Voltage (DE, RE, DI)	-0.5 V to +4 V				
Receiver Input (A, B) Voltage					
Half-Duplex (ADN4690E, ADN4694E)	–1.8 V to +4 V				
Full-Duplex (ADN4692E, ADN4695E)	–4 V to +6 V				
Receiver Output Voltage (RO)	−0.3 V to +4 V				
Driver Output (A, B, Y, Z) Voltage	–1.8 V to +4 V				
ESD Rating (A, B, Y, Z Pins)					
HBM (Human Body Model)					
Air Discharge	±15 kV				
Contact Discharge	±8 kV				
IEC 61000-4-2, Air Discharge	±10 kV				
IEC 61000-4-2, Contact Discharge	±8 kV				
ESD Rating (Other Pins, HBM)	±4 kV				
ESD Rating (All Pins)					
FICDM	±1.25 kV				
Machine Model	±400 V				
Operating Temperature Range	−40°C to +85°C				
Storage Temperature Range	−65°C to +150°C				

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL RESISTANCE

 θ_{JA} is specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 7. Thermal Resistance

Package Type	θ_{JA}	Unit
8-Lead SOIC	121	°C/W
14-Lead SOIC	86	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 3. ADN4690E/ADN4694E Pin Configuration




Figure 4. ADN4692E/ADN4695E Pin Configuration

Table 8. Pin Function Descriptions

ADN4690E/ ADN4694E	ADN4692E/ ADN4695E		
Pin No.	Pin No.	Mnemonic	Description
1	2	RO	Receiver Output. Type 1 receiver (ADN4690E/ADN4692E), when enabled:
			If A $-$ B \geq 50 mV, then RO = logic high. If A $-$ B \leq $-$ 50 mV, then RO = logic low.
			Type 2 receiver (ADN4694E/ADN4695E), when enabled:
			If A – B \geq 150 mV, then RO = logic high. If A – B \leq 50 mV, then RO = logic low.
			Receiver output is undefined outside these conditions.
2	3	RE	Receiver Output Enable. A logic low on this pin enables the receiver output, RO. A logic high on this pin places RO in a high impedance state.
3	4	DE	Driver Output Enable. A logic high on this pin enables the driver differential outputs. A logic low on this pin places the driver differential outputs in a high impedance state.
4	5	DI	Driver Input. Half-duplex (ADN4690E/ADN4694E), when enabled:
			A logic low on DI forces A low and B high, whereas a logic high on DI forces A high and B low.
			Full-duplex (ADN4692E/ADN4695E), when enabled:
			A logic low on DI forces Y low and Z high, whereas a logic high on DI forces Y high and Z low.
5	6, 7	GND	Ground.
N/A	9	Υ	Noninverting Driver Output Y.
N/A	10	Z	Inverting Driver Output Z.
6	N/A	Α	Noninverting Receiver Input A and Noninverting Driver Output A.
N/A	12	Α	Noninverting Receiver Input A.
7	N/A	В	Inverting Receiver Input B and Inverting Driver Output B.
N/A	11	В	Inverting Receiver Input B.
8	13, 14	V cc	Power Supply (3.3 V \pm 0.3 V).
N/A	1, 8	NC	No Connect. Do not connect to these pins.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. Power Supply Current vs. Frequency $(V_{CC} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C})$




Figure 6. Power Supply Current vs. Temperature (Data Rate = 100 Mbps, Vcc = 3.3 V)




Figure 7. Receiver Output Current vs. Output Voltage (Output Low) $(T_A = 25^{\circ}C)$




Figure 8. Receiver Output Current vs. Output Voltage (Output High) $(T_A = 25^{\circ}\text{C})$




Figure 9. Driver Propagation Delay vs. Temperature (Data Rate = 2 Mbps, V_{CC} = 3.3 V, R_L = 50 Ω)




Figure 10. Receiver Propagation Delay vs. Temperature (Data Rate = 2 Mbps, V_{CC} = 3.3 V, V_{ID} = 200 mV, V_{IC} = 1 V, C_L = 15 pF)




Figure 11. Driver Jitter (Period) vs. Frequency $(V_{CC} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}, Clock Input)$




Figure 12. Driver Jitter (Peak-to-Peak) vs. Data Rate $(V_{CC} = 3.3 \text{ V}, T_A = 25^{\circ}\text{C}, PRBS 2^{15} - 1 \text{ NRZ Input})$




Figure 13. Driver Jitter (Peak-to-Peak) vs. Temperature (Data Rate = 100 Mbps, V_{CC} = 3.3 V, T_A = 25°C, PRBS 2^{15} – 1 NRZ Input)




Figure 14. Receiver Jitter (Period) vs. Frequency $(V_{CC} = 3.3 \text{ V}, T_A = 25 ^{\circ}\text{C}, V_{IC} = 1 \text{ V}, Clock Input)$




Figure 15. Receiver Jitter (Peak-to-Peak) vs. Temperature (V_{CC} = 3.3 V, V_{IC} = 1 V, PRBS 2^{15} – 1 NRZ Input)




Figure 16. ADN4690E Driver Output Eye Pattern (Data Rate = 100 Mbps, PRBS 2 15 – 1 Input, R_L = 50 Ω)




Figure 17. ADN4690E Receiver Output Eye Pattern (Data Rate = 100 Mbps, PRBS $2^{15} - 1$, $C_L = 15$ pF)

TEST CIRCUITS AND SWITCHING CHARACTERISTICS

DRIVER VOLTAGE AND CURRENT MEASUREMENTS





Figure 18. Driver Voltage Measurement over Common-Mode Range



- 1. C1, C2, AND C3 ARE 20% AND INCLUDE PROBE/STRAY CAPACITANCE < 2cm FROM DUT.
 2. R1 AND R2 ARE 1%, METAL FILM, SURFACE MOUNT, <2cm FROM DUT.

Figure 19. Driver Common-Mode Output Voltage Measurement




Figure 20. Maximum Steady-State Output Voltage Measurement






Figure 21. Driver Short Circuit



- 1. INPUT PULSE GENERATOR: 1MHz; 50% \pm 5% DUTY CYCLE; t_R , $t_F \le$ 1ns. 2. $V_{OC(PP)}$ MEASURED ON TEST EQUIPMENT WITH –3dB BANDWIDTH \ge 1GHz.

Figure 22. Driver Common-Mode Output Voltage (Steady State)


DRIVER TIMING MEASUREMENTS



- I. C1, C2, AND C3 ARE 20% AND INCLUDE PROBE/STRAY CAPACITANCE < 2cm FROM DUT.
- 2. R1 IS 1%, METAL FILM, SURFACE MOUNT, <2cm FROM DUT.

Figure 23. Driver Timing Measurement


10471



NOTES

- 1. C1, C2, C3, AND C4 ARE 20% AND INCLUDE PROBE/STRAY CAPACITANCE < 2cm FROM DUT.
 2. R1 AND R2 ARE 1%, METAL FILM, SURFACE MOUNT,
- <2cm FROM DUT.


Figure 24. Driver Enable/Disable Time Test Circuit



- 1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 50MHz; 50% ± 1% DUTY CYCLE.
- 2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE

Figure 25. Driver Period Jitter Characteristics


t_{c(n)} $\mathbf{t}_{\mathsf{J}(\mathsf{PER})} = |\mathbf{t}_{\mathsf{c}(\mathsf{n})} - \mathsf{1}/\mathsf{f0}|$



NOTES

- 1. INPUT PULSE GENERATOR: 1MHz; 50% \pm 5% DUTY CYCLE; $t_R, t_F \le 1$ ns.
- 2. MEASURED ON TEST EQUIPMENT WITH -3dB BANDWIDTH ≥ 1GHz.


Figure 26. Driver Propagation, Rise/Fall Times and Voltage Overshoot



NOTES

- 1. INPUT PULSE GENERATOR: 1MHz; 50% \pm 5% DUTY CYCLE; t_R , $t_F \le 1$ ns. 2. MEASURED ON TEST EQUIPMENT WITH –3dB BANDWIDTH ≥ 1 GHz.

Figure 27. Driver Enable/Disable Times




NOTES

- 1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 100Mbps; 2¹⁵ 1PRBS.
- 2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.

Figure 28. Driver Peak-to-Peak Jitter Characteristics

10471-024

RECEIVER TIMING MEASUREMENTS




NOTES

INCLUDES PROBE/STRAY CAPACITANCE

< 2cm FROM DUT.

028


Figure 29. Receiver Timing Measurement



NOTES

- 1. C_L IS 20% AND INCLUDES PROBE/STRAY
 CAPACITANCE < 2cm FROM DUT.
 2. R_L IS 1% METAL FILM, SURFACE MOUNT, <2cm FROM DUT.


Figure 30. Receiver Enable/Disable Time



NOTES

- 1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 50MHz; 50% ± 1% DUTY CYCLE.
 2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.


Figure 31. Receiver Period Jitter Characteristics



NOTES


- 1. INPUT PULSE GENERATOR: 1MHz; 50% \pm 5% DUTY CYCLE; t_R , $t_F \le 1$ ns.
- 2. MEASURED ON TEST EQUIPMENT WITH -3dB BANDWIDTH ≥ 1GHz.

Figure 32. Receiver Propagation and Rise/Fall Times



1. INPUT PULSE GENERATOR: 1MHz; 50 \pm 5% DUTY CYCLE; t_R , $t_F \le 1$ ns.

Figure 33. Receiver Enable/Disable Times



- 1. INPUT PULSE GENERATOR: AGILENT 8304A STIMULUS SYSTEM; 100Mbps; 2¹⁵ – 1PRBS.
- 2. MEASURED USING TEK TDS6604 WITH TDSJIT3 SOFTWARE.

Figure 34. Receiver Peak-to-Peak Jitter Characteristics

10471-031

10471-030

THEORY OF OPERATION

The ADN4690E/ADN4692E/ADN4694E/ADN4695E are transceivers for transmitting and receiving multipoint, low voltage differential signaling (M-LVDS) at high speed (data rates up to 100 Mbps). Each device has a differential line driver and a differential line receiver, allowing each device to send and receive data.

Multipoint LVDS expands on the established LVDS low voltage differential signaling method by allowing bidirectional communication between more than two nodes. Up to 32 nodes can be connected on an M-LVDS bus.

HALF-DUPLEX/FULL-DUPLEX OPERATION

Half-duplex operation allows a transceiver to transmit or receive, but not both at the same time. However, with full-duplex operation, a transceiver can transmit and receive simultaneously. The ADN4690E/ADN4694E are half-duplex devices in which the driver and the receiver share differential bus terminals. The ADN4692E/ADN4695E are full-duplex devices that have dedicated driver output and receiver input pins. Figure 36 and Figure 37 show typical half- and full-duplex bus topologies, respectively, for M-LVDS.

THREE-STATE BUS CONNECTION

The outputs of the device can be placed in a high impedance state by disabling the driver or receiver. This allows several driver outputs to be connected to a single M-LVDS bus. Note that, on each bus line, only one driver can be enabled at a time, but many receivers can be enabled at the same time.

The driver can be enabled or disabled using the driver enable pin (DE). DE enables the driver outputs when taken high; when taken low, DE puts the driver outputs into a high impedance state. Similarly, an active low receiver enable pin (RE) controls the receiver. Taking this pin low enables the receiver, whereas taking it high puts the receiver outputs into a high impedance state.

Truth tables for driver and receiver output states under various conditions are shown in Table 10, Table 11, Table 12, and Table 13.

TRUTH TABLES

Table 9. Truth Table Abbreviations

Abbreviation	Description
Н	High level
L	Low level
Χ	Don't care
1	Indeterminate
Z	High impedance (off)
NC	Disconnected

Driver, Half Duplex (ADN4690E/ADN4694E)

Table 10. Transmitting (see Table 9 for Abbreviations)

	Inputs		Out	puts
Power	DE	DI	Α	В
Yes	Н	Н	Н	L
Yes	Н	L	L	Н
Yes	Н	NC	L	Н
Yes	L	X	Z	Z
Yes	NC	X	Z	Z
≤1.5 V	X	X	Z	Z

Driver, Full Duplex (ADN4692E/ADN4695E)

Table 11. Transmitting (see Table 9 for Abbreviations)

		Inputs		Outputs
Power	DE	DI	Υ	Z
Yes	Н	Н	Н	L
Yes	Н	L	L	Н
Yes	Н	NC	L	Н
Yes	L	X	Z	Z
Yes	NC	X	Z	Z
≤1.5 V	X	Х	Z	Z

Type 1 Receiver (ADN4690E/ADN4692E)

Table 12. Receiving (see Table 9 for Abbreviations)

	Inputs	Output	
Power	A – B	RE	RO
Yes	≥50 mV	L	Н
Yes	≤–50 mV	L	L
Yes	-50 mV < A - B < 50 mV	L	1
Yes	NC	L	1
Yes	X	н	Z
Yes	X	NC	Z
No	X	Х	Z

Type 2 Receiver (ADN4694E/ADN4695E)

Table 13. Receiving (see Table 9 for Abbreviations)

	Inputs	Output	
Power	A – B	RE	RO
Yes	≥150 mV	L	Н
Yes	≤50 mV	L	L
Yes	50 mV < A – B < 150 mV	L	1
Yes	NC	L	L
Yes	X	Н	Z
Yes	X	NC	Z
No	X	X	Z

GLITCH-FREE POWER-UP/POWER-DOWN

To minimize disruption to the bus when adding nodes, the M-LVDS outputs of the device are kept glitch-free when the device is powering up or down. This feature allows insertion of devices onto a live M-LVDS bus because the bus outputs are not switched on before the device is fully powered. In addition, all outputs are placed in a high impedance state when the device is powered off.

FAULT CONDITIONS

The ADN4690E/ADN4692E/ADN4694E/ADN4695E contain short-circuit current protection that protects the part under fault conditions in the case of short circuits on the bus. This protection limits the current in a fault condition to 24 mA at the transmitter outputs for short-circuit faults between –1 V and +3.4 V. Any network fault must be cleared to avoid data transmission errors and to ensure reliable operation of the data network and any devices that are connected to the network.

RECEIVER INPUT THRESHOLDS/FAIL-SAFE

Two receiver types are available, both of which incorporate protection against short circuits.

The Type 1 receivers of the ADN4690E/ADN4692E incorporate 25 mV of hysteresis. This ensures that slow-changing signals or a loss of input does not result in oscillation of the receiver output. Type 1 receiver thresholds are ±50 mV; therefore, the state of the receiver output is indeterminate if the differential between A and B is about 0 V. This state occurs if the bus is idle (approximately 0 V on both A and B), with no drivers enabled on the attached nodes.

Type 2 receivers (ADN4694E/ADN4695E) have an open circuit and bus-idle fail-safe. The input threshold is offset by 100 mV so that a logic low is present on the receiver output when the bus is idle or when the receiver inputs are open.

The different receiver thresholds for the two receiver types are illustrated in Figure 35. See Table 12 and Table 13 for receiver output states under various conditions.




Figure 35. Input Threshold Voltages

APPLICATIONS INFORMATION

M-LVDS extends the low power, high speed, differential signaling of LVDS (low voltage differential signaling) to multipoint systems where multiple nodes are connected over short distances in a bus topology network.

With M-LVDS, a transmitting node drives a differential signal across a transmission medium such as a twisted pair cable. The transmitted differential signal allows other receiving nodes that are connected along the bus to detect a differential voltage that can then be converted back into a single-ended logic signal by the receiver.

2. RT IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.

2. R_T IS EQUAL TO THE CHARACTERISTIC IMPEDANCE OF THE CABLE USED.

The communication line is typically terminated at both ends by resistors (R_T), the value of which is chosen to match the characteristic impedance of the medium (typically 100 Ω).

For half-duplex multipoint applications such as the one shown in Figure 36, only one driver can be enabled at any time. Full-duplex nodes allow a master slave topology, as shown in Figure 37. In this configuration, a master node can concurrently send and receive data to/from slave nodes. At any time, only one slave node can have its driver enabled to concurrently transmit data back to the master node.




Figure 36. ADN4694E Typical Half-Duplex M-LVDS Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)





Figure 37. ADN4695E Typical Full-Duplex M-LVDS Master-Slave Network (Type 2 Receivers with Threshold Offset for Bus-Idle Fail-Safe)

OUTLINE DIMENSIONS




COMPLIANT TO JEDEC STANDARDS MS-012-AA

CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 38. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)

Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012-AB CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 39. 14-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-14) Dimensions shown in millimeters and (inches)

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADN4690EBRZ	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4690EBRZ-RL7	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4692EBRZ	-40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
ADN4692EBRZ-RL7	-40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
ADN4694EBRZ	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4694EBRZ-RL7	-40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N)	R-8
ADN4695EBRZ	-40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
ADN4695EBRZ-RL7	-40°C to +85°C	14-Lead Standard Small Outline Package (SOIC_N)	R-14
EVAL-ADN469xEHDEBZ		Evaluation Board for Half-Duplex M-LVDS (ADN4690E, ADN4694E)	
EVAL-ADN469xEFDEBZ		Evaluation Board for Full-Duplex M-LVDS (ADN4692E, ADN4695E)	

¹ Z = RoHS Compliant Part.

NOTES

Data Sheet

ADN4690E/ADN4692E/ADN4694E/ADN4695E

NOTES

Data Sheet

NOTES