ESMT/EMP

1.5MHz 600mA, Synchronous Step-Down

Regulator

General Description

EML9206 is designed with high efficiency step down DC/DC converter for portable devices applications. It features with extreme low quiescent current with no load which is the best fit for extending battery life during the standby mode. The device operates from 2.5V to 5.5V input voltage and up to 600mA output current capability. High 1.5MHz internal frequency makes small surface mount inductors and capacitors possible and reduces overall PCB board space. Further, build-in synchronous switch makes external Schottky diode is no longer needed and efficiency is improved. EML9206 is designed base on Pulse Width Modulation (PWM) for low output voltage ripple and fixed frequency noise, while Pulse Frequency Modulation (PFM) is used to improve light load efficiency, and Low Dropout (LDO) Mode provides 100% duty cycle operation. The device is available in fixed output voltages of 1.2V, 1.8V and 3.3V in SOT-23-5 package.

Typical Application (fixed-3.3V)



Fig. 1

Features

- Achieve 95% efficiency
- Input Voltage : 2.5V to 5.5V
- Output Current up to 600mA
- Quiescent Current 35 μ A with No Load
- Internal switching frequency 1.5MHz
- No Schottky Diode needed
- Low Dropout Operation: 100% Duty Cycle
- Shutdown current < 1 μ A
- Excellent Line and Load Transient Response
- Over-temperature Protection

Applications

- Blue-Tooth devices
- Cellular and Smart Phones
- Personal multi-media Player (PMP)
- Wireless networking
- Digital Still Cameras
- Portable applications



Connection Diagram

SOT-23-5



TDFN-6



Order Information

| EML920 | 6-XXVF05GRR/NRR |
|--------|----------------------------------|
| XX | Output voltage |
| VF05 | SOT-23-5 Package |
| GRR | RoHS (Pb Free) |
| | Rating: -40 to 85°C |
| | Package in Tape & Reel |
| NRR | RoHS & Halogen free (By Request) |
| | Rating: -40 to 85°C |
| P | ackage in Tape & Reel |
| | |

| EML920 | EML9206-XXFE06GRR/NRR | | | | |
|--------|-----------------------------|--|--|--|--|
| XX | Output voltage | | | | |
| VF05 | TDFN-6 Package | | | | |
| GRR | RoHS (Pb Free) (By Request) | | | | |
| | Rating: -40 to 85°C | | | | |
| | Package in Tape & Reel | | | | |
| NRR | RoHS & Halogen free | | | | |
| | Rating: -40 to 85°C | | | | |
| | Package in Tape & Reel | | | | |
| | | | | | |

Order, Mark & Packing Information

| Package | Vout | Product ID | Marking | Packing | |
|----------|------|-------------------|---|----------------------|--|
| TDFN-6 | 1.8 | EML9206-18FE06NRR | FB OND SW 9206 Tracking Code Fin1 DOT Pin1 DOT | Tape & Reel 3Kpcs | |
| | 1.2 | EML9206-12VF05GRR | SW | | |
| | 1.8 | EML9206-18VF05GRR | 5 4 | | |
| SOT-23-5 | 3.3 | EML9206-33VF05GRR | PINI DOT PINI PINI PINI PINI PINI PINI PINI PINI | Tape & Reel 3Kpcs | |



Pin Functions

| Pin Name | Function |
|-----------------|---|
| V _{IN} | Input voltage Pin. Must be closely decoupled to GND pin with a $4.7\mu F$ or greater ceramic capacitor. |
| GND | Ground Pin. |
| EN/RUN | Enable Pin. Minimum 1.2V to enable the device. Maximum 0.4V to shut down the device. Do not leave this pin floating. |
| Vout/FB | Output Voltage Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage. |
| SW | Switch Pin. Must be connected to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches. |



Absolute Maximum Ratings

Devices are subjected to failure if they stay above absolute maximum ratings.

| Input Voltage 0.3V to 6V |
|---|
| EN, Vout Voltages0.3V to V_{IN} |
| SW Voltage $-0.3V$ to (V _{IN} + $0.3V$) |
| PMOS Switch Source Current (DC) 800mA |
| NMOS Switch Sink Current (DC) 800mA |
| Peak Switch Sink and Source Current 1.3A |

| Operating Temperature Range40°C to 85°C |
|--|
| Junction Temperature (Notes 1, 3) 125°C |
| Storage Temperature Range 65°C to 150°C |
| Lead Temperature (Soldering, 10 sec) 240°C |
| ESD Susceptibility HBM 2KV |
| MM 200V |

Electrical Characteristics

The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are T_A = 25°C. V_{IN} = 3.6V unless otherwise specified.

| Symbol | Parameter | Conditions | | Min | Тур | Max | Units |
|-------------------------|--------------------------------|--|---|------|------|------|-------|
| Vout % | Output Voltage Accuracy | I _{OUT} =200mA | • | -3 | | +3 | % |
| ΔV_{OVL} | Output Over-voltage Lockout | $\Delta V_{OVL} = V_{OVL} - V_{OUT}$, EML9206-Fixed | | 2.5 | 7.8 | 13 | % |
| ΔV_{OUT} | Output Voltage Line Regulation | V_{IN} = 2.5V to 5.5V, I _{OUT} =200mA | • | | | 0.4 | %/V |
| I _{PK} | Peak Inductor Current | V _{IN} = 3V, V _{OUT} = 90% | | | 1.1 | | А |
| | PWM Quiescent Current (Note 2) | V _{OUT} = 90% | | | 180 | 340 | μA |
| ls | PFM Quiescent Current | V _{OUT} = 105% | | | 35 | 70 | μA |
| | Shutdown | $V_{EN} = 0V, V_{IN} = 4.2V$ | | | 0.1 | | μA |
| c | Oscillator Frequency | V _{OUT} = 100% | • | 1.2 | 1.5 | 1.8 | MHz |
| Tosc | | V _{OUT} = 0V | • | | 320 | | kHz |
| R _{PFET} | R _{DS(ON)} of PMOS | I _{SW} = 100mA | | | 0.45 | 0.55 | Ω |
| RNFET | R ds(on) of NMOS | $I_{SW} = -100 \text{mA}$ | | | 0.40 | 0.5 | Ω |
| Vuvlo | Under Voltage Lock Out | | | 1.44 | 1.8 | 2.16 | V |
| I _{LSW} | SW Leakage | $V_{EN} = 0V$, $V_{SW} = 0V$ or 5V, $V_{IN} = 5V$ | | | | ±1 | μA |
| 、 <i>,</i> | Enable Threshold | | • | 1.2 | | | V |
| VEN | Shutdown Threshold | | • | | | 0.4 | V |
| I _{EN} | EN Leakage Current | | • | | | ±1 | μA |

Note 1: T_J is a function of the ambient temperature T_A and power dissipation P_D ($T_J = T_A + (P_D)(250^{\circ}C/W)$)

Note 2: Dynamic quiescent current is higher due to the gate charge being delivered at the switching frequency.

Note 3: This IC is build-in over-temperature protection to avoid damage from overload conditions.

Typical Performance Characteristics















Functional Block Diagram





Applications

Inductor Selection

Basically, inductor ripple current and core saturation are two factors considered to decide the Inductor value.

$$\Delta I_{L} = \frac{1}{f \cdot L} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$
 Eq. 1

The Eq. 1 shows the inductor ripple current is a function of frequency, inductance, Vin and Vout. It is recommended to set ripple current to 40% of max. load current. A low ESR inductor is preferred.

CIN and COUT Selection

A low ESR input capacitor can prevent large voltage transients at V_{IN} . The RMS current of input capacitor is required larger than I_{RMS} calculated by:

$$I_{\text{RMS}} \cong I_{\text{OMAX}} \frac{\sqrt{V_{\text{OUT}}(V_{\text{IN}} - V_{\text{OUT}})}}{V_{\text{IN}}}$$
 Eq. 2

ESR is an important parameter to select $C_{\text{OUT}}.$ The output ripple V_{OUT} is determined by:

$$\Delta V_{OUT} \cong \Delta I_{L} \left(ESR + \frac{1}{8 \cdot f \cdot C_{OUT}} \right)$$
 Eq. 3

Higher values, lower cost ceramic capacitors are now available in smaller sizes. These ceramic capacitors have high ripple currents, high voltage ratings and low ESR that make them ideal for switching regulator applications. Optimize very low output ripple and small circuit size is doable from Cout selection since Cout does not affect the internal control loop stability. It is recommended to use the X5R or X7R which have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Thermal Considerations

Although thermal shutdown is build-in in EML9206 that protect the device from thermal damage, the total power

dissipation that EML9206 can sustain should be base on the package thermal capability. The formula to ensure the safe operation is shown in Note 1.

To avoid the EML9206 from exceeding the maximum junction temperature, the user will need to do some thermal analysis.

Guidelines for PCB Layout

To ensure proper operation of the EML9206, please note the following PCB layout guidelines:

1. The GND trace, the SW trace and the $V_{\ensuremath{\mathbb N}}$ trace should be kept short, direct and wide.

2. V_{OUT} pin must be connected directly to the output voltage terminal of the load.

3. The Input capacitor C_{IN} must be connected to pin V_{IN} as closely as possible.

4. Keep SW trace away from the sensitive V_{OUT} pin since this node is with high frequency and voltage swing.

5. Keep the (-) plates of C_{IN} and C_{OUT} as close as possible.

Design Example

Assume the EML9206 is used in a single lithium-ion battery-powered application. The $V_{\rm IN}$ range will be about 2.7V to 4.2V. Output voltage is 1.8V.

With this information we can calculate L using equation:

$$L = \frac{1}{f \cdot \Delta I_{L}} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Substituting V_{OUT} = 1.8V, V_{IN} = 4.2V, ΔI_L = 240mA and f = 1.5MHz in eq. 1 gives:

$$L = \frac{1.8V}{1.5MHz \cdot 240mA} \left(1 - \frac{1.8V}{4.2V} \right) = 2.86\mu H$$

A 2.2µH inductor could be chose with this application.

A greater inductor with less equivalent series resistance makes best efficiency. C_{IN} will require an RMS current rating of at least $I_{LOAD(MAX)}/2$ and low ESR. In most cases, a ceramic capacitor will satisfy this requirement.



Application (Continued)

Typical schematic for PCB layout





Elite Semiconductor Memory Technology Inc./Elite MicroPower Inc.

Publication Date : Jan. 2011Revision : 2.211/15

EML9206

Package Information

SOT-23-5









| SYMBPLS | MIN. | NOM. | MAX. | |
|---------|----------|----------|----------|--|
| А | 1.05 | 1.20 | 1.35 | |
| A1 | 0.05 | 0.10 | 0.15 | |
| A2 | 1.00 | 1.10 | 1.20 | |
| b | 0.30 | | 0.50 | |
| С | 0.08 | — | 0.20 | |
| D | 2.80 | 2.90 | 3.00 | |
| E | 2.60 | 2.80 | 3.00 | |
| E1 | 1.50 | 1.60 | 1.70 | |
| е | 0.95 BSC | | | |
| el | | 1.90 BSC | | |
| L | 0.30 | 0.45 | 0.55 | |
| L1 | 0.60 REF | | | |
| θ° | 0 | 5 | 10 | |
| θ2° | 6 | 8 | 10 | |
| | | | UNIT: MM | |

TDFN-6



BOTTOM VIEW





| | COMMON | | | | | |
|--------|-----------------------|------|------|-----------------|-----------|-------|
| SYMBOL | DIMENSIONS MILLIMETER | | | DIMENSIONS INCH | | |
| | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |
| Α | 0.70 | 0.75 | 0.80 | 0.027 | 0.029 | 0.031 |
| A3 | 0.200 BSC | | | 0.008 BSC | | |
| b | 0.25 | 0.30 | 0.35 | 0.010 | 0.012 | 0.014 |
| D | 2.00 BSC | | | 0.079 BSC | | |
| D2 | 1.35 | 1.40 | 1.45 | 0.053 | 0.055 | 0.057 |
| E | 2.00 BSC | | | | 0.079 BSC | |
| E2 | 0.55 | 0.60 | 0.65 | 0.022 | 0.024 | 0.026 |
| е | 0.650 BSC | | | 0.026 BSC | | |
| L | 0.25 | 0.30 | 0.35 | 0.010 | 0.012 | 0.014 |



Revision History

| Revision | Date | Description |
|----------|------------|--|
| 2.0 | 2009.06.05 | EMP transferred from version 1.0 |
| 2.1 | 2009.06.23 | Add TDFN-6 package, order information (P2) Delete pin number (P3) Add TDFN-6 outline (P13) |
| 2.2 | 2011.01.28 | Revise electrical characteristics (VEN) |



Important Notice

All rights reserved.

No part of this document may be reproduced or duplicated in any form or by any means without the prior permission of ESMT.

The contents contained in this document are believed to be accurate at the time of publication. ESMT assumes no responsibility for any error in this document, and reserves the right to change the products or specification in this document without notice.

The information contained herein is presented only as a guide or examples for the application of our products. No responsibility is assumed by ESMT for any infringement of patents, copyrights, or other intellectual property rights of third parties which may result from its use. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of ESMT or others.

Any semiconductor devices may have inherently a certain rate of failure. To minimize risks associated with customer's application, adequate design and operating safeguards against injury, damage, or loss from such failure, should be provided by the customer when making application designs.

ESMT's products are not authorized for use in critical applications such as, but not limited to, life support devices or system, where failure or abnormal operation may directly affect human lives or cause physical injury or property damage. If products described here are to be used for such kinds of application, purchaser must do its own quality assurance testing appropriate to such applications.