
MCM94000A MCM9L4000A

S PACKAGE SIMM MODULE CASE 839



Advance Information

4Mx9 Bit Dynamic Random Access Memory Module

The MCM94000AS is a 36M, dynamic random access memory (DRAM) module organized as 4,194,304 \times 9 bits. The module is a 30-lead single-in-line memory module (SIMM) consisting of nine MCM54100A DRAMs housed in a 20/26 J-lead small outline packages (SOJ) mounted on a substrate along with a 0.22 μF (min) decoupling capacitor mounted under each DRAM. The MCM54100A is a CMOS high speed, dynamic random access memory organized as 4,194,304 one-bit words and fabricated with CMOS silicon-gate process technology.

- Three-State Data Output
- · Early-Write Common I/O Capability
- Fast Page Mode Capability
- TTL-Compatible Inputs and Outputs
- RAS Only Refresh
- CAS Before RAS Refresh
- Hidden Refresh
- 1024 Cycle Refresh:

MCM94000A = 16 ms

MCM9L4000A = 128 ms

- Consists of Nine 4M \times 1 DRAMs and Nine 0.22 μF (Min) Decoupling Capacitors
- Unlatched Data Out at Cycle End Allows Two Dimensional Chip Selection
- Fast Access Time (t_{RAC}):

MCM94000AS-60 = 60 ns (Max)

MCM94000AS-70 = 70 ns (Max)

MCM94000AS-80 = 80 ns (Max)

MCM94000AS-10 = 100 ns (Max)

Low Active Power Dissipation:

MCM94000AS-60 and MCM9L4000AS-60 = 5.94 W (Max)

MCM94000AS-70 and MCM9L4000AS-70 = 4.95 W (Max)

MCM94000AS-80 and MCM9L4000AS-80 = 4.21 W (Max)

MCM94000AS-10 and MCM9L4000AS-10 = 3.72 W (Max)

· Low Standby Power Dissipation:

TTL Levels = 99 mW (Max)

CMOS Levels (MCM94000A) = 50 mW (Max)

(MCM9L4000A) = 10 mW (Max)

- CAS Control for Eight Common I/O Lines
- CAS Control for Separate I/O Pair
- Available in Edge Connector (MCM94000AS), Pin Connector (MCM94000L, or Low Height Pin Connector (MCM94030LH)


PIN NAMES
A0-A10 Address Inputs DQ0-DQ7 Data Input/Output D8 Data Input Q8 Data Output CAS Column Address Strobe RAS Row Address Strobe W Read/Write Input CAS8 Column Address Strobe VCC Power (+5 V) VSS Ground NC No Connection

ataSheet4U.com

This document contains information on a new product. Specifications and information herein are subject to change without notice.

www.DataSheet4U.com

FUNCTIONAL BLOCK DIAGRAM



ARCOLLITE MAYIMIM PATING (See Note)

Rating	Symbol	Value	Unit
			1/
Power Supply Voltage	Vcc	-1 to +7	V
Voltage Relative to VSS for Any Pin Except VCC	V _{in} , V _{out}	-1 to +7	V
Data Out Current per DQ Pin	lout	50	mA
Power Dissipation	PD	6.3	W
Operating Temperature Range	TA	0 to +70	°C
Storage Temperature Range	T _{sta}	-25 to +125	ů

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERAT-ING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

DC OPERATING CONDITIONS AND CHARACTERISTICS ($V_{CC}=5.0~V~\pm10\%,~T_A=0~to~70^{\circ}C,~Unless~Otherwise~Noted)$

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	Vcc	4.5	5.0	5.5	V	1
	V _{SS}	0	0	0	7	
Logic High Voltage, All Inputs	V _{iH}	2.4	_	6.5	V	1
Logic Low Voltage, All Inputs	VIL	-1.0	_	0.8	V	1

DC CHARACTERISTICS

Characteristic	Symbol	Min	Max	Unit	Notes
V _{CC} Power Supply Current MCM94000A-60, t _{RC} = 110 ns MCM94000A-70, t _{RC} = 130 ns MCM94000A-80, t _{RC} = 150 ns MCM94000A-10, t _{RC} = 180 ns	ICC1	<u>-</u> -	1080 900 765 675	mA	2
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{IH})	I _{CC2}	_	18	mA	
V _{CC} Power Supply Current During RAS Only Refresh Cycles MCM94000A-60, t _{RC} = 110 ns MCM94000A-70, t _{RC} = 130 ns MCM94000A-80, t _{RC} = 150 ns MCM94000A-10, t _{RC} = 180 ns	IССЗ	1111	1080 900 765 675	mA	12at
V _{CC} Power Supply Current During Fast Page Mode Cycle MCM94000A-60, t _{PC} = 45 ns MCM94000A-70, t _{PC} = 45 ns MCM94000A-80, t _{PC} = 50 ns MCM94000A-10, t _{PC} = 60 ns	ICC4	 	540 540 450 405	mA	2,3
V _{CC} Power Supply Current (Standby) (RAS = CAS = V _{CC} - 0.2 V) MCM94000A MCM914000A	1005	_	9 1.8	mA	
V _{CC} Power Supply Current During CAS Before RAS Refresh Cycle MCM94000A-60, t _{RC} = 110 ns MCM94000A-70, t _{RC} = 130 ns MCM94000A-80, t _{RC} = 150 ns MCM94000A-10, t _{RC} = 180 ns	ICC6		1080 900 765 675	mA	2
V _{CC} Power Supply Current, Battery Backup Mode—MCM9L4000A Only (t _{RC} = 125 μs; CAS = CAS Before RAS Cycling or 0.2 V; W = V _{CC} - 0.2 V; DQ = V _{CC} - 0.2 V, 0.2 V or Open; A0-A10 = V _{CC} - 0.2 V or 0.2 V) t _{RAS} = Min to 1 μs	ICC7	_	2.7	mA	2, 4
Input Leakage Current (V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(l)}	-90	90	μΑ	
Output Leakage Current (CAS at Logic 1, V _{SS} ≤ V _{in} ≤ V _{CC})	l _{lkg(O)}	-20	20	μΑ	
Output High Voltage (I _{OH} = -5 mA)	VOH	2.4		V	
Output Low Voltage (I _{OL} = 4.2 mA)	VOL		0.4	V	1

www.DataSheet4U.com DataSheet4U.com

CAPACITANCE (f = 1.0 MHz, T_A = 25°C, V_{CC} = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter		Symbol	Max	Unit	Notes
Input Capacitance	A0-A10, W, CAS, RAS	C _{in}	55	ρF	5
	D8, CAS8		17	pF	5
Input/Output Capacitance	DQ0-DQ7	C _{I/O}	22	pF	5
Output Capacitance (CAS = ViH to Disable Output)	Q8	Cout	17	pF	5

NOTES:

- All voltages referenced to V_{SS}.
- 2. Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- 3. Measured with one address transition per page mode cycle.
- 1BAS (max) = 1 μs is only applied to refresh of battery backup. tBAS (max) = 10 μs is applied to functional operating.
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = I∆t/∆V.

AC OPERATING CONDITIONS AND CHARACTERISTICS

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, T_A = 0 \text{ to } 70^{\circ}\text{C}, \text{ Unless Otherwise Noted})$

READ AND WRITE CYCLES (See Notes 1, 2, 3, and 4)

Parameter	Symi	bol	94000A-6 9L4000A-6		94000A-70 9L4000A-70		94000A-80 9L4000A-80			0A-10 00A-10	Unit	Notes
	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max]	
Random Read or Write Cycle Time	[†] RELREL	^t RC	110	_	130	_	150	-	180	_	ns	5
Fast Page Mode Cycle Time	^t CELCEL	tPC	45		45	_	50	 	60		ns	
Access Time from RAS	tRELQV	tRAC	_	60	_	70		80		100	ns	6, 7
Access Time from CAS	^t CELQV	tCAC		20		20	_	20	_	25	ns	6, 8
Access Time from Column Address	[†] AVQV	t _{AA}	_	30	_	35	_	40	_	50	пѕ	6, 9
Access Time from Precharge CAS	^t CEHQV	^t CPA	_	40		40	_	45	_	55	ns	6
CAS to Output in Low-Z	†CELQX	tCLZ	0		0		0	_	0	-	ns	6
Output Buffer and Turn-Off Delay	[†] CEHQZ	^t OFF	DataS	he 20 4U	COM	20	0	20	0	20	ns	rlQ _{ta} s
Transition Time (Rise and Fall)	tŢ	t _T	3	50	3	50	3	50	3	50	ns	Data
RAS Precharge Time	†REHREL	tRP	40	_	50	_	60	_	70	_	ns	
RAS Pulse Width	[†] RELREH	†RAS	60	10 k	70	10 k	80	10 k	100	10 k	ns	
RAS Pulse Width (Fast Page Mode)	†RELREH	†RASP	60	200 k	70	200 k	80	200 k	100	200 k	ns	
RAS Hold Time	^t CELREH	^t RSH	20	_	20	_	20		25		пѕ	
CAS Hold Time	^t RELCEH	tCSH	60	_	70	_	80	_	100	_	ns	
CAS Precharge to RAS Hold Time	[†] CEHREH	tRHCP	40	_	40	-	45	_	55	_	ns	
CAS Pulse Width	^t CELCEH	†CAS	20	10 k	20	10 k	20	10 k	25	10 k	ns	
RAS to CAS Delay Time	†RELCEL	†RCD	20	40	20	50	20	60	25	75	ns	11

NOTES:

- 1. VIH min and VIL max are reference levels for measuring timing of input signals. Transition times are measured between VIH and VII.
- An initial pause of 200 μs is required after power-up followed by 8 RAS cycles before proper device operation is guaranteed.
- 3. The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transition between V_{IH} and V_{IL} (or between V_{IH} and V_{IH}) in a monotonic manner.
- AC measurements t_T = 5.0 ns.
- The specification for t_{RC} (min) is used only to indicate cycle time at which proper operation over the full temperature range (0°C ≤ T_A ≤ 70°C) is assured.
- Measured with a current load equivalent to 2 TTL (-200 μA, +4 mA) loads and 100 pF with the data output trip points set at V_{OH} = 2.0 V and V_{OL} = 0.8 V.
- Assumes that t_{RCD} ≤ t_{RCD} (max).
- Assumes that t_{RCD} ≥ t_{RCD} (max).
- Assumes that t_{RAD} ≥ t_{RAD} (max).
- 10. tOFF (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Operation within the t_{RCD} (max) limit ensures that t_{RAC} (max) can be met. t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC}.

www.DataSheet4U.com

(continued)

ataSheet/III.com

READ AND WRITE CYCLES (Continued)


_	Symbol		94000 9L400	0A-60 0A-60		0A-70 10A-70	94000 9L400		94000 9L400		Unit	Note
Parameter	Std	Alt	Min	Max	Min	Max	Min	Max	Min	Max	01111	HOLES
RAS to Column Address Delay Time	^t RELAV	^t RAD	15	30	15	35	15	40	20	50	ns	12
CAS to RAS Precharge Time	[†] CEHREL	^t CRP	5	_	5		5		10	_	ns	
CAS Precharge Time	[†] CEHCEL	tCP	10		10	_	10		10	_	ns	
Row Address Setup Time	^t AVREL	t _{ASR}	0	_	0		0		0		ns	
Row Address Hold Time	^t RELAX	tRAH	10		10		10		15		ns	
Column Address Setup Time	†AVCEL	^t ASC	0		0		0	<u> </u>	0		ns	
Column Address Hold Time	[†] CELAX	^t CAH	15		15	<u> </u>	15		20		ns	
Column Address to RAS Lead Time	^t AVREH	^t RAL	30	_	35		40	_	50	_	ns	
Read Command Setup Time	tWHCEL.	†RCS	0		0		0		0		ns	
Read Command Hold Time Referenced to CAS	tCEHWX	^t RCH	0	_	0	_	0	_	0		ns	13
Read Command Hold Time Referenced to RAS	^t REHWX	[†] RRH	0	_	0	_	0	<u> </u>	0	_	ns	13
Write Command Hold Time Referenced to CAS	[†] CELWH	tWCH	10	_	15	_	15		20	_	ns	
Write Command Pulse Width	^t WLWH	tWP	10		15	<u> </u>	15		20	_	ns	ļ <u>.</u>
Write Command to RAS Lead Time	[†] WLREH	^t RWL	20		20	_	20	_	25		ns	
Write Command to CAS Lead Time	^t WLCEH	tCWL	20	-	20	_	20		25		ns	
Data in Setup Time	†DVCEL	† _{DS}	0		0		0		0		ns	14
Data in Hold Time	[†] CELDX	[†] DH_	15	haa4411	15		15		20		ns	14
Refresh Period MCM94000A MCM9L4000A	^t RVRV	^t RFSH		16 128		16 128		16 128		16 128	ms	Data
Write Command Setup Time	†WLCEL	twcs	0		0		0		0		ns	15
CAS Setup Time for CAS Before RAS Refresh	†RELCEL	tCSR	5	_	5		5		5	_	ns	
CAS Hold Time for CAS Before RAS Refresh	^t RELCEH	tCHR	15		15	_	15	_	20	_	ns	
RAS Precharge to CAS Active Time	†REHCEL	[†] RPC	0	_	0	_	0		0	_	ns	
CAS Precharge Time for CAS Before RAS Counter Time	†CEHCEL.	^t CPT	30	_	40	_	40		50	_	ns	
Write Command Setup Time (Test Mode)	tWLREL	twrs	10		10	_	10		10		ns	ļ
Write Command Hold Time (Test Mode)	^t RELWH	tWTH	10		10		10	_	10	_	ns	
Write to RAS Precharge Time (CAS Before RAS Refresh)	tWHREL	tWRP	10		10		10	_	10	_	ns	
Write to RAS Hold Time (CAS Before RAS Refresh)	tRELWL	^t WRH	10	_	10	_	10		10	_	ns	

NOTES:


- 12. Operation within the t_{RAD} (max) limit ensures that t_{RAC} (max) can be met. t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA}.
- 13. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
 14. These parameters are referenced to CAS leading edge in early write cycles.
- 15. twcs is not a restrictive operating parameter. It is included in the data sheet as an electrical characteristic only; if twcs ≥ twcs (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle. If this condition is not satisfied, the condition of the data out (at access time) is indeterminate.

www.DataSheet4U.com DataSheet4U.com


READ CYCLE




EARLY WRITE CYCLE




FAST PAGE MODE READ CYCLE




FAST PAGE MODE EARLY WRITE CYCLE




RAS ONLY REFRESH CYCLE (W and A10 are Don't Care)




CAS BEFORE RAS REFRESH CYCLE (A0 to A10 are Don't Care)




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (EARLY WRITE)



CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



www.DataSheet4U.com

DataSheet4U.com

DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator to establish the correct bias voltage. This must be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize all dynamic nodes within the module. During an extended inactive state (greater than 16 milliseconds with the device powered up), a wake up sequence of eight active cycles is necessary to ensure proper operation.

ADDRESSING THE RAM

The eleven address pins on the device are time multiplexed at the beginning of a memory cycle by two clocks, row address strobe (\overline{RAS}) and column address strobe (\overline{CAS}), into two separate 11-bit address fields. A total of twenty two address bits, eleven rows and eleven columns, will decode one of the 4,194,304 word locations in the device. \overline{RAS} active transition is followed by \overline{CAS} active transition (active = V_{IL} , t_{RCD} minimum) for all read or write cycles. The delay between \overline{RAS} and \overline{CAS} active transitions, referred to as the **multiplex window**, gives a system designer flexibility in setting up the external addresses into the RAM.

The external \overline{CAS} signal is ignored until an internal \overline{RAS} signal is available. This "gate" feature on the external \overline{CAS} clock enables the internal \overline{CAS} line as soon as the row address hold time (t_{RAH}) specification is met (and defines t_{RCD} minimum). The multiplex window can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the \overline{CAS} clock.

There are three other variations in addressing the module: RAS only refresh cycle, CAS before RAS refresh cycle, et4U.coland page mode.

READ CYCLE

The DRAM may be read with either a "normal" random read cycle or a page mode read cycle. The normal read cycle is outlined here, while the other cycles are discussed in separate sections.

The normal read cycle begins as described in **ADDRESS-ING THE RAM**, with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ active transitions latching the desired bit location. The write $(\overline{\text{W}})$ input level must be high (V_{IH}) , t_{RCS} (minimum) before the $\overline{\text{CAS}}$ active transition, to enable read mode.

Both the RAS and CAS clocks trigger a sequence of events which are controlled by several delayed internal clocks. The internal clocks are linked in such a manner that the read access time of the device is independent of the address multiplex window; however, CAS must be active before or at tRCD maximum to guarantee valid data out (DQ) at tRAC (access time from RAS active transition). If the tRCD maximum is exceeded, read access time is determined by the CAS clock active transition (tCAC).

The RAS and CAS clocks must remain active for a minimum time of translation and translation to complete the read cycle. We must remain high throughout the cycle, and for time translation translation translation, respectively, to maintain the data at that bit location. Once RAS translations to inactive, it must remain inactive for a minimum time of translation translation to precharge the internal device circuitry for the next active cycle. DQ is valid, but not latched, as long as the CAS clock is

active. When the CAS clock transitions to inactive, the output will switch to High Z (three-state).

WRITE CYCLE

The user can write to the DRAM with either an early write or page mode early write cycle. Early write mode is discussed here, while page mode write operation is covered elsewhere.

A write cycle begins as described in **ADDRESSING THE RAM**. Write mode is enabled by the transition of \overline{W} to active (V_{IL}) . Early write mode is distinguished by the active transition of \overline{W} , with respect to \overline{CAS} . Minimum active time t_{RAS} and t_{CAS}, and precharge time t_{RP} apply to write mode, as in the read mode.

An early write cycle is characterized by \overline{W} active transition at minimum time twos before \overline{CAS} active transition. Data in (DQ) is referenced to \overline{CAS} in an early write cycle. \overline{RAS} and \overline{CAS} clocks must stay active for the total and the start of the early write operation to complete the cycle.

PAGE MODE CYCLES

Page mode allows fast successive data operations at all 2048 column locations on a selected row of the module. Read access time in page mode (t_{CAC}) is typically half the regular RAS clock access time, t_{RAC}. Page mode operation consists of keeping RAS active while toggling CAS between V_{IH} and V_{IL}. The row is latched by RAS active transition, while each CAS active transition allows selection of a new column location on the row.

A page mode cycle is initiated by a normal read or write cycle, as described in prior sections. Once the timing requirements for the first cycle are met, CAS transitions to inactive for minimum of tcp, while RAS remains low (VIL). The second CAS active transition while RAS is low initiates the first page mode cycle (tpc). Either a read or write operation can be performed in a page mode cycle, subject to the same conditions as in normal operation (previously described). These operations can be intermixed inconsecutive page mode cycles and performed in any order. The maximum number of consecutive page mode cycles is limited by tRASP. Page mode operation is ended when RAS transitions to inactive, coincident with or following CAS inactive transition.

REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Each bit must be periodically **refreshed** (recharged) to maintain the correct bit state. Bits in the MCM94000A require refresh every 16 milliseconds, while refresh time for the MCM9L4000A is 128 milliseconds.

This is accomplished by cycling through the 1024 row addresses in sequence within the specified refresh time. All the bits on a row are refreshed simultaneously when the row is addressed. Distributed refresh implies a row refresh every 15.6 microseconds for the MCM94000A, and 124.8 microseconds for the MCM9L4000A. Burst refresh, a refresh of all 1024 rows consecutively, must be performed every 16 milliseconds on the MCM94000A and 128 milliseconds on the MCM9L4000A.

A normal read or write operation to the RAM will refresh all the bits associated with the particular row decoded. Three other methods of refresh, RAS-only refresh, CAS before RAS refresh, and hidden refresh are available on this device for greater system flexibility.

RAS-Only Refresh

 \overline{RAS} -only refresh consists of \overline{RAS} transition to active, latching the row address to be refreshed, while \overline{CAS} remains high (VIH) throughout the cycle. An external counter is employed to ensure all rows are refreshed within the specified limit.

CAS Before RAS Refresh

CAS before RAS refresh is enabled by bringing CAS active before RAS. This clock order actives an internal refresh counter that generates the row address to be refreshed. External address lines are ignored during the automatic refresh cycle.

The output buffer remains at the same state it was in during the previous cycle (hidden refresh). \overline{W} must be inactive for time twRP before and time twRH after \overline{RAS} active transition to prevent switching the device into a **test mode cycle**.

Hidden Refresh

et4U.com

Hidden refresh allows refresh cycles to occur while maintaining valid data at the output pin. Holding $\overline{\text{CAS}}$ active the end of a read or write cycle, while $\overline{\text{RAS}}$ cycles inactive for t_{RP} and back to active, starts the hidden refresh. This is essentially the execution of a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh from a cycle in progress (see Figure 1). $\overline{\text{W}}$ is subject to the same conditions with

respect to RAS active transition (to prevent test mode cycle) as in CAS before RAS refresh.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh counter of this device can be tested with a CAS before RAS refresh counter test. This test is performed with a read-write operation. During the test, the internal refresh counter generates the row address, while the external address supplies the column address. The entire array is refreshed after 1024 cycles, as indicated by the check data written in each row. See CAS before RAS refresh counter test cycle timing diagram.

The test can be performed after a minimum of 8 CAS before RAS initialization cycles. Test procedure:

- 1. Write "0"s into all memory cells (normal write mode).
- Select a column address, and read "0" out of the cell by performing CAS before RAS refresh counter test, read cycle. Repeat this operation 1024 times.
- 3. Select a column address, and write "1" into the cell by performing CAS before RAS refresh counter test, write cycle. Repeat this operation 1024 times.
- Read "1"s (normal read mode), which were written at step 3.
- 5. Repeat steps 1 to 4 using complement data.





Figure 1. Hidden Refresh Cycle

ORDERING INFORMATION (Order by Full Part Number)



MCM94000AS60	MCM94000L60	MCM94030LH60
MCM94000AS70	MCM94000L70	MCM94030LH70
MCM94000AS80	MCM94000L80	MCM94030LH80
MCM94000AS10	MCM94000L10	MCM94030LH10
MCM9L4000AS60	MCM9L4000L60	MCM9L4030LH60
MCM9L4000AS70	MCM9L4000L70	MCM9L4030LH70
MCM9L4000AS80	MCM9L4000L80	MCM9L4030LH80
MCM9L4000AS10	MCM9L4000L10	MCM9L4030LH10

www.DataSheet4U.com

ataSheet4U.com