

### FEATURES:

- High-speed access
  - Military: 30/35/45ns (max.)
  - Commercial: 25/30/35/45ns (max.)
- Low-power operation
  - IDT7050S
    - Active: ---mW (typ.)
    - Standby: ---mW (typ.)
  - IDT7050L
    - Active: ---mW (typ.)
    - Standby: ---mW (typ.)
- Fully asynchronous operation from each of the four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate  $\overline{\text{BUSY}}$  input to control write-inhibit for each of the four ports
- Battery backup operation – 2V data retention
- TTL-compatible; single 5V ( $\pm 10\%$ ) power supply
- Available in several popular hermetic and plastic packages for both through-hole and surface mount
- Military product compliant to MIL-STD-883, Class B

### DESCRIPTION:

The IDT7050 is a high-speed 1K x 8 four-port static RAM designed to be used in systems where multiple access in a common RAM is required. This four-port static RAM offers increased system performance in multiprocessed systems that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7050 is also an extremely high-speed 1K x 8 four-port static RAM designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same four-port RAM location.

The IDT7050 provides four independent ports with separate control, address and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by  $\overline{\text{CE}}$ , permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CEMOS™ high-performance technology, these four ports typically operate on only ---mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming --- $\mu$ W from a 2V battery.

The IDT7050 is packaged in either a ceramic or plastic 108-pin PGA and 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

### FUNCTIONAL BLOCK DIAGRAM




CEMOS is a trademark of Integrated Device Technology, Inc.

MILITARY AND COMMERCIAL TEMPERATURE RANGES

JANUARY 1989

**PIN CONFIGURATIONS**

SYMBOL	PIN NAME
A0 P1 - A9 P1	Address Lines - Port 1
A0 P2 - A9 P2	Address Lines - Port 2
A0 P3 - A9 P3	Address Lines - Port 3
A0 P4 - A9 P4	Address Lines - Port 4
I/O0 P1 - I/O7 P1	Data I/O - Port 1
I/O0 P2 - I/O7 P2	Data I/O - Port 2
I/O0 P3 - I/O7 P3	Data I/O - Port 3
I/O0 P4 - I/O7 P4	Data I/O - Port 4
R/W P1	Read/Write - Port 1
R/W P2	Read/Write - Port 2
R/W P3	Read/Write - Port 3
R/W P4	Read/Write - Port 4
GND	Ground
CE P1	Chip Enable - Port 1
CE P2	Chip Enable - Port 2
CE P3	Chip Enable - Port 3
CE P4	Chip Enable - Port 4
OE P1	Output Enable - Port 1
OE P2	Output Enable - Port 2
OE P3	Output Enable - Port 3
OE P4	Output Enable - Port 4
BUSY P1	Write Disable - Port 1
BUSY P2	Write Disable - Port 2
BUSY P3	Write Disable - Port 3
BUSY P4	Write Disable - Port 4
V <sub>CC</sub>	Power
GND	Ground



**NOTES:**

1. All V<sub>CC</sub> pins must be connected to the power supply.
2. All GND pins must be connected to the ground supply.

**ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>**

SYMBOL	RATING	COMMERCIAL	MILITARY	UNIT
V <sub>TERM</sub>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	V
T <sub>A</sub>	Operating Temperature	0 to +70	-55 to +125	°C
T <sub>BIAS</sub>	Temperature Under Bias	-55 to +125	-65 to +135	°C
T <sub>STG</sub>	Storage Temperature	-55 to +125	-65 to +150	°C
I <sub>OUT</sub>	DC Output Current	50	50	mA

**NOTE:**

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**CAPACITANCE (T<sub>A</sub> = +25°C, f = 1.0MHz)**

SYMBOL	PARAMETER <sup>(1)</sup>	CONDITIONS	MAX.	UNIT
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0V	11	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0V	11	pF

**NOTE:**

1. This parameter is determined by device characterization but is not production tested.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

GRADE	AMBIENT TEMPERATURE	GND	V <sub>CC</sub>
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

**RECOMMENDED DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V <sub>CC</sub>	Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	-	6.0	V
V <sub>IL</sub>	Input Low Voltage	-0.5 <sup>(1)</sup>	-	0.8	V

**NOTE:**

1. V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns.

5

**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE** ( $V_{CC} = 5.0V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITIONS	IDT7050S		IDT7050L		UNIT
			MIN.	MAX.	MIN.	MAX.	
$I_{IL}$	Input Leakage Current	$V_{CC} = 5.5V, V_{IN} = 0V \text{ to } V_{CC}$	-	10	-	5	$\mu A$
$I_{LO}$	Output Leakage Current	$\overline{CE} = V_{IH}, V_{OUT} = 0V \text{ to } V_{CC}$	-	10	-	5	$\mu A$
$V_{OL}$	Output Low Voltage	$I_{OL} = 4mA$	-	0.4	-	0.4	V
$V_{OH}$	Output High Voltage	$I_{OH} = -4mA$	2.4	-	2.4	-	V

**DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE** <sup>(1, 2)</sup> ( $V_{CC} = 5.0V \pm 10\%$ )

SYMBOL	PARAMETER	TEST CONDITION	VERSION		IDT7050x25 <sup>(3)</sup>		IDT7050x30		IDT7050x35		IDT7050x45		UNIT
			MIL.	S	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	TYP.	MAX.	
$I_{CC1}$	Operating Power Supply Current (All Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = 0^{(4)}$	MIL.	S	-	-	-	360	-	360	-	360	mA
				L	-	-	-	300	-	300	-	300	
			COM*L.	S	-	300	-	300	-	300	-	300	
				L	-	250	-	250	-	250	-	250	
$I_{CC2}$	Dynamic Operating Current (All Ports Active)	$\overline{CE} = V_{IL}$ Outputs Open $f = f_{MAX}^{(5)}$	MIL.	S	-	-	-	400	-	395	-	390	mA
				L	-	-	-	335	-	330	-	325	
			COM*L.	S	-	350	-	340	-	335	-	330	
				L	-	295	-	285	-	280	-	275	
$I_{SB}$	Standby Current (All Ports - TTL Level Inputs)	$\overline{CE} \geq V_{IH}$ $f = f_{MAX}^{(5)}$	MIL.	S	-	-	-	115	-	110	-	105	mA
				L	-	-	-	85	-	80	-	75	
			COM*L.	S	-	85	-	80	-	75	-	70	
				L	-	70	-	65	-	60	-	55	
$I_{SB1}$	Full Standby Current (Both Ports - All CMOS Level Inputs)	All Ports $\overline{CE} \geq V_{CC} - 0.2V$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V, f = 0^{(4)}$	MIL.	S	-	-	-	15	-	15	-	15	mA
				L	-	-	-	4.5	-	4.5	-	4.5	
			COM*L.	S	-	5	-	5	-	5	-	5	
				L	-	1.5	-	1.5	-	1.5	-	1.5	

**NOTES:**

- "x" in part number indicates power rating (S or L).
- $V_{CC} = 5V, T_A = +25^\circ C$  for TYP.
- $0^\circ C$  to  $+70^\circ C$  temperature range only.
- $f = 0$  means no address or control lines change.
- At  $f = f_{MAX}$ , address and data inputs (except Output Enable) are cycling at the maximum frequency of read cycle of  $1/f_{RC}$ , and using "AC Test Conditions" of input levels of GND to 3V.

**DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES<sup>(1)</sup>**

(L Version Only)  $V_{LC} = 0.2V$ ,  $V_{HC} = V_{CC} - 0.2V$


SYMBOL	PARAMETER	TEST CONDITION	MIN.	TYP. <sup>(1)</sup>	MAX.	UNIT	
$V_{DR}$	$V_{CC}$ for Data Retention	$V_{CC} = 2V$ $\overline{CE} \geq V_{HC}$ $V_{IN} \geq V_{HC}$ or $\leq V_{LC}$	2.0	—	—	V	
$I_{CCDR}$	Data Retention Current		MIL.	—	—	1800	$\mu A$
			COM'L.	—	—	600	
$t_{CDR}^{(3)}$	Chip Deselect to Data Retention Time			0	—	—	ns
$t_R^{(3)}$	Operation Recovery Time			$t_{RC}^{(2)}$	—	—	ns

**NOTES:**

- $V_{CC} = 2V$ ,  $T_A = +25^\circ C$
- $t_{RC}$  = Read Cycle Time
- This parameter is guaranteed but not tested.

**5**

**LOW  $V_{CC}$  DATA RETENTION WAVEFORM**



**AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2




Figure 1. Output Load




Figure 2. Output Load  
(for  $t_{LZ}$ ,  $t_{HZ}$ ,  $t_{wz}$ ,  $t_{ow}$ )

\*Including scope and jig.


**AC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

SYMBOL	PARAMETER	IDT7050S25 <sup>(1,3)</sup> IDT7050L25 <sup>(1,3)</sup>		IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>READ CYCLE</b>										
$t_{RC}$	Read Cycle Time	25	—	30	—	35	—	45	—	ns
$t_{AA}$	Address Access Time	—	25	—	30	—	35	—	45	ns
$t_{ACE}$	Chip Enable Access Time	—	25	—	30	—	35	—	45	ns
$t_{AOE}$	Output Enable Access Time	—	15	—	20	—	25	—	30	ns
$t_{OH}$	Output Hold From Address Change	0	—	0	—	0	—	0	—	ns
$t_{LZ}$	Output Low Z Time <sup>(1,2)</sup>	3	—	3	—	5	—	5	—	ns
$t_{HZ}$	Output High Z Time <sup>(1,2)</sup>	—	15	—	15	—	15	—	20	ns
$t_{PU}$	Chip Enable to Power Up Time <sup>(2)</sup>	0	—	0	—	0	—	0	—	ns
$t_{PD}$	Chip Disable to Power Down Time <sup>(2)</sup>	—	20	—	30	—	50	—	50	ns


**NOTES:**

1. Transition is measured  $\pm 500$ mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. 0°C to +70°C temperature range only.

**TIMING WAVEFORM OF READ CYCLE NO. 1, EITHER SIDE<sup>(1,2,4)</sup>**



**TIMING WAVEFORM OF READ CYCLE NO. 2, EITHER SIDE<sup>(1,3)</sup>**



**NOTES:**

1. R/W is high for Read Cycles.
2. Device is continuously enabled,  $\overline{CE} = V_{IL}$ .
3. Addresses valid prior to or coincident with  $\overline{CE}$  transition low.
4.  $\overline{OE} = V_{IL}$

**AC ELECTRICAL CHARACTERISTICS OVER THE  
OPERATING TEMPERATURE AND SUPPLY VOLTAGE**


SYMBOL	PARAMETER	IDT7050S25 <sup>(7)</sup> IDT7050L25 <sup>(7)</sup>		IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
<b>WRITE CYCLE</b>										
t <sub>WC</sub>	Write Cycle Time	25	—	30	—	35	—	45	—	ns
t <sub>EW</sub>	Chip Enable to End of Write	20	—	25	—	30	—	35	—	ns
t <sub>AW</sub>	Address Valid to End of Write	20	—	25	—	30	—	35	—	ns
t <sub>AS</sub>	Address Set-up Time	0	—	0	—	0	—	0	—	ns
t <sub>WP</sub>	Write Pulse Width <sup>(3)</sup>	20	—	25	—	30	—	35	—	ns
t <sub>WR</sub>	Write Recovery Time	5	—	5	—	5	—	5	—	ns
t <sub>DW</sub>	Data Valid to End of Write	15	—	15	—	20	—	20	—	ns
t <sub>HZ</sub>	Output High Z Time <sup>(1,2)</sup>	—	15	—	15	—	15	—	20	ns
t <sub>DH</sub>	Data Hold Time	0	—	0	—	0	—	0	—	ns
t <sub>WZ</sub>	Write Enabled to Output in High Z <sup>(1,2)</sup>	—	15	—	15	—	15	—	20	ns
t <sub>OW</sub>	Output Active From End of Write <sup>(1,2)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>WDP</sub>	Write Pulse to Data Delay <sup>(4)</sup>	—	40	—	50	—	60	—	70	ns
t <sub>DDO</sub>	Write Data Valid to Read Data Delay <sup>(4)</sup>	—	30	—	35	—	40	—	45	ns
<b>BUSY INPUT TIMING</b>										
t <sub>WB</sub>	Write to Busy <sup>(5)</sup>	0	—	0	—	0	—	0	—	ns
t <sub>WH</sub>	Write Hold After Busy <sup>(6)</sup>	15	—	20	—	20	—	20	—	ns

**NOTES:**


1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed but not tested.
3. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).
4. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Read with Port-to-Port Delay".
5. To ensure that the write cycle is inhibited during contention.
6. To ensure that a write cycle is completed after contention.
7. 0°C to +70°C temperature range only.

5

**TIMING WAVEFORM OF WRITE CYCLE NO. 1,  $R/\overline{W}$  CONTROLLED TIMING (1, 2, 3, 7)**




**TIMING WAVEFORM OF WRITE CYCLE NO. 2,  $\overline{CE}$  CONTROLLED TIMING (1, 2, 3, 5)**



**NOTES:**

1.  $R/\overline{W}$  must be high during all address transitions.
2. A write occurs during the overlap ( $t_{EW}$  or  $t_{WP}$ ) of a low  $\overline{CE}$  and a low  $R/\overline{W}$ .
3.  $t_{WR}$  is measured from the earlier of  $\overline{CE}$  or  $R/\overline{W}$  going high to the end of write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the  $\overline{CE}$  low transition occurs simultaneously with or after the  $R/\overline{W}$  low transition, the outputs remain in the high impedance state.
6. Transition is measured  $\pm 500\text{mV}$  from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
7. If  $\overline{OE}$  is low during a  $R/\overline{W}$  controlled write cycle, the write pulse width must be the larger of  $t_{WP}$  or  $(t_{WZ} + t_{DW})$  to allow the I/O drivers to turn off data to be placed on the bus for the required  $t_{DW}$ . If  $\overline{OE}$  is high during an  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{WP}$ .

**TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY** <sup>(1, 2, 3)</sup>




**5**

**NOTES:**

1. Assume **BUSY** input at HI and  $\overline{CE}$  at LO for the writing port.
2. Write cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its  $\overline{OE}$  at LO.

**TIMING WAVEFORM OF WRITE WITH  $\overline{BUSY}$  INPUT**





**FUNCTIONAL DESCRIPTION:**

The IDT7050 provides four ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by  $\overline{CE}$ . The  $\overline{CE}$  controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected ( $\overline{CE}$  high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control ( $\overline{OE}$ ). In the read mode, the port's  $\overline{OE}$  turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

**TABLE I – READ/WRITE CONTROL**

ANY PORT <sup>(1)</sup>				FUNCTION
R/ $\overline{W}$	$\overline{CE}$	$\overline{OE}$	D <sub>0-7</sub>	
X	H	X	Z	Port Disabled and In Power Down Mode
X	H	X	Z	$\overline{CE}_{P1} = \overline{CE}_{P2} = \overline{CE}_{P3} = \overline{CE}_{P4} = H$ Power Down Mode. $I_{SB1}$ or $I_{SB}$
L	L	X	DATA <sub>IN</sub>	Data on Port Written Into Memory <sup>(2,3)</sup>
H	L	L	DATA <sub>OUT</sub>	Data in Memory Output on Port
X	X	H	Z	High Impedance Outputs

**NOTES:**

1. H = HIGH, L = LOW, X = DON'T CARE, Z = HIGH IMPEDANCE
2. If  $\overline{BUSY} = \text{LOW}$ , data is not written.
3. For valid write operation, no more than one port can write to the same address location at the same time.