CACHE DATA SRAM

SINGLE 8K x 18 SRAM, DUAL 4K x 18 SRAM
CONFIGURABLE CACHE DATA SRAM

5 VOLT CACHE DATA/LATCHED SRAM

FEATURES
- Operates as two 4K x 18 SRAMs with common addresses and data; also configurable as a single 8K x 18 SRAM
- Built-in input address latches
- Separate upper and lower Byte Select
- Fast access times: 20ns, 25ns and 35ns allow operation with 40, 33 and 25 MHz microprocessor systems
- Fast $\overline{OE}$: 8ns
- Directly interfaces with the Intel 82385 cache controller as well as other 80386 cache memory controllers
- Parity bits provided for large cache applications such as secondary cache for the 80486 microprocessors

OPTIONS   MARKING
- Timing
  - 20ns access (40 MHz)   -20
  - 25ns access (33 MHz)   -25
  - 35ns access (25 MHz)   -35
- Packages
  - 52-pin PLCC   EJ
  - 52-pin PQFP   LG
- Part Number Example: MT56C0818EJ-25

PIN ASSIGNMENT (Top View)

52-Pin PLCC (SC-2)
52-Pin PQFP (SC-4)

GENERAL DESCRIPTION

The MT56C0818 is one of a family of fast SRAM cache memories. It employs a high-speed, low-power design using a four-transistor memory cell. It is fabricated using double-layer polysilicon, double-layer metal CMOS technology.

The MT56C0818 is a highly integrated cache data memory building block. It easily interfaces with cache controllers for the Intel 80386 in either DIRECT MAPPED or TWO-WAY SET ASSOCIATIVE modes. A mode control pin (MODE) determines the configuration of the memory. When this pin is held LOW, the device functions as an 8K-word by 18-bit SRAM. When the mode pin is HIGH, the device is configured as a dual 4K-word by 18-bit SRAM.

Input addresses are latched in the on-chip register on the negative edge of the CALEN signal. This register is functionally equivalent to a 74LS373.

The memory functions are controlled by the chip select ($\overline{CE}$, $\overline{CS0}$ and $\overline{CS1}$), output enable ($\overline{COEA}$ and $\overline{COEB}$) and write enable ($\overline{CWEA}$ and $\overline{CWEB}$) signals.

In either DIRECT MAPPED (direct) or TWO-WAY SET ASSOCIATIVE (dual) operational modes, $\overline{CE}$ is a global chip enable, while $\overline{CS0}$ and $\overline{CS1}$ control lower and upper byte selection for READ and WRITE operations.

Outputs are enabled on a HIGH-to-LOW transition of $\overline{COEA}$ or $\overline{COEB}$. In the dual mode, bank "A" or bank "B" may be enabled. In the direct mode, $\overline{COEA}$ and $\overline{COEB}$ should be connected together externally and used as a single output enable. Alternately, $\overline{COEA}$ or $\overline{COEB}$ can be tied LOW externally, allowing the other signal to control the outputs.

Write enable is activated on a HIGH-to-LOW transition of $\overline{CWEA}$ or $\overline{CWEB}$. In the dual mode, data may be written to bank "A" or bank "B". In the direct mode, $\overline{CWEA}$ and $\overline{CWEB}$ should be connected together externally and used as a single write enable. Alternately, $\overline{CWEA}$ or $\overline{CWEB}$ can be tied LOW externally, allowing the other signal to control the write function.

The MT56C0818 operates from a +5V power supply and all inputs and outputs are fully TTL compatible.

FUNCTIONAL BLOCK DIAGRAM

DUAL 4K x 18
(TWO-WAY SET ASSOCIATIVE)

5 VOLT CACHE/LATCHED SRAM

MODE = HIGH

FUNCTIONAL BLOCK DIAGRAM

8K x 18
(DIRECT MAP)

CALEN

A0

A11

LATCH

BANK A

4K x 9
SRAM

$\overline{CE}$

BANK A

4K x 9
SRAM

$\overline{CE}$

$\overline{COEA}$

$\overline{CWEA}$

A12

$\overline{COEB}$

$\overline{CWEB}$

$\overline{CE}$

BANK
SELECT

BANK
SELECT

BANK
SELECT

BANK
SELECT

I/O
BUFFER

DQ1

DQ8

DQP1

DQ9

DQ16

DQP2

BANK B

4K x 9
SRAM

$\overline{CE}$

BANK B

4K x 9
SRAM

$\overline{CE}$

$\overline{CS0}$ ——— LOWER BYTE SELECT

$\overline{CS1}$ ——— UPPER BYTE SELECT

MODE = LOW

5 VOLT CACHE DATA/LATCHED SRAM

5 VOLT CACHE/LATCHED SRAM

PIN DESCRIPTIONS

PLCC PIN NUMBER(S)	SYMBOL	TYPE	DESCRIPTION
8, 7, 6, 5, 4, 3, 2, 51, 50, 49, 48, 47	A0-A11	Input	Address Inputs: These inputs are clocked by CALEN and stored in a latch.
46	A12	Input	Address Input: This input is the high order-address bit in the direct 8K x 18 configuration. It is not used in the dual 4K x 18 configuration.
52	CALEN	Input	Address Latch Enable: When CALEN is HIGH, the latch is transparent. The negative edge latches the current address inputs (A0-A11).
31	MODE	Input	Mode Select: This controls the device configuration. When this pin is tied HIGH, the device is in the dual 4K x 18 configuration. When the pin is tied LOW, the device is configured as an 8K x 18 SRAM.
23, 30	$\overline{CS0}$, $\overline{CS1}$	Input	Chip Selects: These signals are used to select the upper and lower bytes for both READ and WRITE operations. When $\overline{CS0}$ is LOW, DQ1-DQ8 and DQP1 are enabled. When $\overline{CS1}$ is LOW, DQ9-DQ16 and DQP2 are enabled.
45	$\overline{CE}$	Input	Chip Enable: When $\overline{CE}$ is LOW, the device is enabled. It is a global control signal that activates both bank A and bank B for READ or WRITE operations.
28, 29	$\overline{COEA}$, $\overline{COEB}$	Input	Output Enable: In the dual configuration the signal that is LOW enables bank A or B. Simultaneous LOW assertion will deselect both banks. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is enabled. Alternately, $\overline{COEA}$ or $\overline{COEB}$ can be tied LOW externally, allowing the other signal to control the outputs.
25, 24	$\overline{CWEA}$, $\overline{CWEB}$	Input	Write Enable: In the dual configuration the signal that is LOW enables a data write to the addressed memory location. In the direct mode, these signals should be externally connected and, when asserted LOW, allow A12 to determine which memory bank is written. Alternately, $\overline{CWEA}$ or $\overline{CWEB}$ can be tied LOW externally, allowing the other signal to control the write function.
11, 12, 13, 14, 16, 17, 18, 19, 35, 36, 37, 38, 40, 41, 42, 43	DQ1-DQ16	Input/ Output	SRAM Data I/O: lower byte is DQ1-DQ8; upper byte is DQ9-DQ16.
20, 34	DQP1 DQP2	Input/ Output	Parity Data I/O: DQP1 is the parity bit for the lower byte. DQP2 is the parity bit for the upper byte.
1, 21, 22, 32, 33	Vcc	Supply	Power Supply: +5V ±5%
9, 10, 15, 26, 27, 39, 44	Vss	Supply	Ground: GND

5 VOLT CACHE DATA/LATCHED SRAM

TRUTH TABLE
DUAL 4K x 18 (MODE PIN = HIGH)

OPERATION	$\overline{CE}$	$\overline{CS0}$	$\overline{CS1}$	$\overline{COEA}$	$\overline{COEB}$	$\overline{CWEA}$	$\overline{CWEB}$
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
Outputs High-Z	X	X	X	L	L	X	X
READ DQ1-DQ8, DQP1 bank A	L	L	H	L	H	H	H
READ DQ1-DQ8, DQP1 bank B	L	L	H	H	L	H	H
READ DQ9-DQ16, DQP2 bank A	L	H	L	L	H	H	H
READ DQ9-DQ16, DQP2 bank B	L	H	L	H	L	H	H
READ DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	L	H	H	H
READ DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	H	L	H	H
WRITE DQ1-DQ8, DQP1 bank A	L	L	H	X	X	L	H
WRITE DQ1-DQ8, DQP1 bank B	L	L	H	X	X	H	L
WRITE DQ9-DQ16, DQP2 bank A	L	H	L	X	X	L	H
WRITE DQ9-DQ16, DQP2 bank B	L	H	L	X	X	H	L
WRITE DQ1-DQ16, DQP1, DQP2 bank A	L	L	L	X	X	L	H
WRITE DQ1-DQ16, DQP1, DQP2 bank B	L	L	L	X	X	H	L
WRITE DQ1-DQ8, DQP1 banks A & B	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2 banks A & B	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2 banks A & B	L	L	L	X	X	L	L

NOTE: $\overline{CE}$, when taken inactive while $\overline{CWEA}$ or $\overline{CWEB}$ remain active, allows a chip-enable-controlled WRITE to be performed.

TRUTH TABLE

8K x 18 (MODE PIN = LOW)

OPERATION	$\overline{CE}$	$\overline{CS0}$	$\overline{CS1}$	$\overline{COEA}$	$\overline{COEB}$	$\overline{CWEA}$	$\overline{CWEB}$
Outputs High-Z, WRITE disabled	H	X	X	X	X	X	X
Outputs High-Z, WRITE disabled	X	H	H	X	X	X	X
Outputs High-Z	X	X	X	H	H	X	X
READ DQ1-DQ8, DQP1	L	L	H	L	L	H	H
READ DQ9-DQ16, DQP2	L	H	L	L	L	H	H
READ DQ1-DQ16, DQP1, DQP2	L	L	L	L	L	H	H
WRITE DQ1-DQ8, DQP1	L	L	H	X	X	L	L
WRITE DQ9-DQ16, DQP2	L	H	L	X	X	L	L
WRITE DQ1-DQ16, DQP1, DQP2	L	L	L	X	X	L	L

NOTE:
1. $\overline{CE}$, when taken inactive while $\overline{CWEA}$ and $\overline{CWEB}$ remain active, allows a chip-enable-controlled WRITE to be performed.
2. $\overline{COEA}$ and $\overline{COEB}$ must both be LOW to enable outputs. However, one signal can be tied LOW externally, allowing the other signal to control the outputs. Similarly $\overline{CWEA}$ and $\overline{CWEB}$ must both be LOW to enable a WRITE cycle. Either $\overline{CWEA}$ or $\overline{CWEB}$ can be tied LOW externally, allowing the other signal to control the WRITE function.

5 VOLT CACHE/LATCHED SRAM

ABSOLUTE MAXIMUM RATINGS*

Voltage on V_{CC} Supply Relative to V_{SS} .... -1V to +7V
Storage Temperature .... -55°C to +150°C
Power Dissipation (PLCC) 1.2W
Power Dissipation (PQFP) 1.2W
Short Circuit Output Current 50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

$(0°C \leq T_A \leq 70°C; V_{CC} = 5V \pm 5\%)$

DESCRIPTION	CONDITIONS	SYMBOL	MIN	MAX	UNITS	NOTES
Power Supply Voltage		V_{CC}	4.75	5.25	V	
Input High Voltage		V_{IH}	2.2	V_{CC}+0.3	V	1
Input Low Voltage		V_{IL}	-0.3	0.8	V	1, 2
Input Leakage Current	V_{IN} = GND to V_{CC}	I_{LI}	-5	5	µA	
Output Leakage Current	$V_{I/O}$ = GND to V_{CC} Output(s) Disabled	I_{LO}	-5	5	µA	
Output Low Voltage	I_{OL} = 4.0mA	V_{OL}		0.4	V	1
Output High Voltage	I_{OH} = -1.0mA	V_{OH}	2.4		V	1

DESCRIPTION	CONDITIONS	SYMBOL	TYP	MAX	UNITS	NOTES
Power Supply Current: Average Operating Current	100% duty cycle V_{IN} = GND to V_{CC}	I_{CC1}	130	220	mA	
Power Supply Current: Average Operating Current	50% duty cycle V_{IN} = GND to V_{CC}	I_{CC2}	70	120	mA	
Power Supply Current: CMOS Standby	$\overline{CS0} = \overline{CS1} \geq V_{CC}$ - 0.2V V_{CC} = MAX $V_{IN} \leq V_{SS}$ + 0.2V $V_{IN} \geq V_{CC}$ - 0.2V	I_{SB}	2.0	20	mA	

CAPACITANCE

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Input Capacitance	T_A = 25°C; f = 1 MHz	C_{IN}	6	pF	3
Output Capacitance	V_{CC} = 5V	$C_{I/O}$	6	pF	3

PQFP THERMAL CONSIDERATIONS

DESCRIPTION	CONDITIONS	SYMBOL	MAX	UNITS	NOTES
Thermal resistance – Junction to Ambient Suspended in Air	Still Air	θJA	100	°C/W	
Thermal resistance – Junction to Case		θJC	45	°C/W	
Thermal resistance mounted on 2" x 3" PC board		θJA	70	°C/W	
Maximum Case Temperature		TC	110	°C	

5 VOLT CACHE/LATCHED SRAM

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_A ≤ +70°C, V_{CC} = 5V ±5%)

DESCRIPTION	SYM	-20 MIN	-20 MAX	-25 MIN	-25 MAX	-35 MIN	-35 MAX	UNITS	NOTES
READ Cycle									
READ cycle time	t_{RC}	20		25		35		ns	4, 5
Address access time (A0-A11)	t_{AA}		20		25		35	ns	
A12 address access time	t_{A12A}		15		17		25	ns	
Chip Enable access time	t_{ACE}		20		20		25	ns	
Chip Select access time	t_{ACS}		20		25		35	ns	
Output Enable access time	t_{AOE}		8		10		13	ns	
Output hold from address change	t_{OH}	3		3		3		ns	
Chip Select to output Low-Z	t_{LZCS}	3		3		3		ns	
Output Enable to output Low-Z	t_{LZOE}	2		2		2		ns	
Chip deselect to output High-Z	t_{HZCS}		15		15		25	ns	6
Output disable to output High-Z	t_{HZOE}		10		10		14	ns	6
Address Latch Enable pulse width	t_{CALEN}	8		8		10		ns	
Address setup to latch LOW	t_{ASL}	4		4		6		ns	
Address hold from latch LOW	t_{AHL}	5		5		5		ns	
WRITE Cycle									
WRITE cycle time	t_{WC}	20		25		35		ns	
Address valid to end of write	t_{AW}	15		18		25		ns	
A12 address valid to end of write	t_{A12W}	15		18		25		ns	
Chip Select to end of write	t_{CW}	15		18		25		ns	
Data valid to end of write	t_{DW}	10		10		10		ns	
Data hold from end of write	t_{DH}	0		0		0		ns	
Write Enable output in High-Z	t_{HZWE}		12		15		15	ns	6
Write disable to output in Low-Z	t_{LZWE}	3		3		3		ns	
WRITE pulse width	t_{WP}	15		18		25		ns	
CE pulse width (during Chip Enable controlled write)	t_{CP}	15		18		25		ns	
Address setup time	t_{AS}	0		0		0		ns	
WRITE recovery time	t_{WR}	0		0		0		ns	
Address Latch Enable pulse width	t_{CALEN}	8		8		10		ns	
Address setup to latch LOW	t_{ASL}	4		4		6		ns	
Address hold from latch LOW	t_{AHL}	5		5		5		ns	

AC TEST CONDITIONS

|	
Input pulse levels	Vss to 3.0V
Input rise and fall times	3ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Output load	See Figures 1 and 2

Fig. 1 OUTPUT LOAD EQUIVALENT

Fig. 2 OUTPUT LOAD EQUIVALENT

NOTES

1. All voltages referenced to Vss (GND).
2. -3V for pulse width < t_{RC}/2.
3. This parameter is sampled.
4. CWE is HIGH for a READ cycle.
5. All READ cycle timings are referenced from the last valid address to the first transitioning address.
6. t_{HZCS}, t_{HZOE}, and t_{HZWE} are specified with CL = 5pF as in Fig. 2. Transition is measured ± 500mV from steady state voltage.

## READ CYCLE NO. 1
(Address Controlled)
$\overline{CWEA} = \overline{CWEB} = V_{IH}$; $\overline{COEA}$ and/or $\overline{COEB} = V_{IL}$


READ CYCLE NO. 2
(CALEN Controlled)
$\overline{CWEA} = \overline{CWEB} = V_{IH}$; $\overline{COEA}$ and/or $\overline{COEB} = V_{IL}$

DON'T CARE

UNDEFINED

5 VOLT CACHE DATA/LATCHED SRAM

5 VOLT CACHE/LATCHED SRAM

READ CYCLE NO. 3
$\overline{CWEA} = \overline{CWEB} = V_{IH}$

DON'T CARE

UNDEFINED

WRITE CYCLE NO. 1
(Write Enable Controlled)

WRITE CYCLE NO. 2
(Chip Select Controlled)

 DON'T CARE

 UNDEFINED

5 VOLT CACHE DATA/LATCHED SRAM

5 VOLT CACHE/LATCHED SRAM