## 1. DESCRIPTION

The S1D16702 is a 68 output low-power resistance common (row) driver which is suitable for driving a very high capacity dotmatrix LCD panels up to a duty ratio of $1 / 300$. It is intended to be used in conjunction with the S1D16006 as a pair.
Since the S1D16006 is so designed to drive LCD's over a wide range of voltages, and also the maximum potential Vo of its LCD drive bias voltages is isolated from VDD to allow the LCD driving bias voltages to be externally generated optionally with a high accuracy, it can cope with a wide range of LCD panels.
The S1D16702 is featured in its simple pad layout which is easy in mounting PC boards in addition to its selectable bidirectional driver output sequence. It also has 68 LCD output segments of high pressure resistance and low output impedance.
It can display the $65 \times 132$ panel when used as the expansion driver of S1D15301 being built in RAM (S1D16702*01**).

## 2. FEATURES

- Number of LCD drive output segments: 68
- Common output ON resistance: $700 \Omega$ (Typ.)
- Display duty ratio: $1 / 64$ to $1 / 300$ (Reference)
- Display capacity: Possible to display $640 \times 480$ dots when used in combination with S1D16006.
- Selectable pin output shift direction
- Instantaneous display blanking enabled by inhibit function (S1D16702*00**)
- Non-bias display off function (S1D16702*01**)
- Adjustable offset bias of LCD power to VDD level
- Wide range of LCD drive voltages: -7 V to -28 V (Absolute maximum rated voltage: -30 V )
- Logic system power supply: -2.7 V to -5.5 V
- Shipping pattern S1D16702D00A* (Al pad chip) S1D16702D01A* (Al pad chip) S1D16702F00A* (80-pin QFP5)
- No radial rays countermeasure taken in designing
- Non-bias display off function


## 3. BLOCK DIAGRAM



* $\overline{\mathrm{INH}}$ in S1D16702*00** DOFF in S1D16702*01**


## 4. PIN DESCRIPTION

| Pin name | I/O | Function |  |  |  |  |  | Number of pins |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| COMO to COM67 | 0 | LCD drive common (row) output The output changes at the YSCL falling edge. |  |  |  |  |  | 68 |
| $\begin{aligned} & \text { DIO1, } \\ & \text { DIO2 } \end{aligned}$ | I/O | 100-bit shift register serial data input/output <br> To be set to input or output according to the SHL input The output changes at the YSCL falling edge. |  |  |  |  |  | 2 |
| YSCL | 1 | Serial data shift clock input <br> The scanning data is shifted at the falling edge. |  |  |  |  |  | 1 |
| SHL | I | Display data latch pulse input (Falling edge trigger) Shift direction selection and DIO pin I/O control input |  |  |  |  |  | 1 |
|  |  | SHL | COM | ut shi | ction | DIO1 | DIO2 |  |
|  |  | LOW | 0 | $\rightarrow$ | 67 | Input | Output |  |
|  |  | HIGH |  | $\rightarrow$ | 0 | Ourput | Input |  |
| $\overline{\text { DOFF }}$ | I | LCD display blanking control input when LOW is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. (S1D16702*01**) |  |  |  |  |  | 1 |
| $\overline{\mathrm{NHH}}$ | I | LCD display blanking control input <br> When LOW is input, the content of shift register is cleared and all common outputs become the non-select level instantaneously. <br> Common output $=\mathrm{V}_{4}($ when FR $=$ LOW $)$ <br> Common output $=\mathrm{V}_{1}($ when FR $=$ HIGH) $($ S1D16702*00**) |  |  |  |  |  | (1) |
| FR | 1 | LCD drive output AC converted signal input |  |  |  |  |  | 1 |
| Vdd, Vss | Power supply | Logic power supply VDD: 0 V (GND) Vss: -5.0 V |  |  |  |  |  | 2 |
| $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{1}, \\ & \mathrm{~V}_{4}, \mathrm{~V}_{5} \end{aligned}$ | Power supply | LCD drive power supply $\mathrm{V}_{5}$ : -7 V to -28 V$V_{D D} \geq V_{0} \geq V_{1}>V_{4} \geq V_{5}$ |  |  |  |  |  | 4 |

## 5. PIN LAYOUT

## Package type: QFP-5 80pin



| PIN No. | Pin Name | PIN No. | Pin Name | PIN No. | Pin Name | PIN No. | Pin Name |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | COM 3 | 21 | COM 23 | 41 | COM 43 | 61 | COM 63 |
| 2 | COM 4 | 22 | COM 24 | 42 | COM 44 | 62 | COM 64 |
| 3 | COM 5 | 23 | COM 25 | 43 | COM 45 | 63 | COM 65 |
| 4 | COM 6 | 24 | COM 26 | 44 | COM 46 | 64 | COM 66 |
| 5 | COM 7 | 25 | COM 27 | 45 | COM 47 | 65 | COM 67 |
| 6 | COM 8 | 26 | COM 28 | 46 | COM 48 | 66 | DIO2 |
| 7 | COM 9 | 27 | COM 29 | 47 | COM 49 | 67 | $\overline{\text { INH }}$ |
| 8 | COM 10 | 28 | COM 30 | 48 | COM 50 | 68 | FR |
| 9 | COM 11 | 29 | COM 31 | 49 | COM 51 | 69 | YSCL |
| 10 | COM 12 | 30 | COM 32 | 50 | COM 52 | 70 | SHL |
| 11 | COM 13 | 31 | COM 33 | 51 | COM 53 | 71 | VDD |
| 12 | COM 14 | 32 | COM 34 | 52 | COM 54 | 72 | Vss |
| 13 | COM 15 | 33 | COM 35 | 53 | COM 55 | 73 | V0 |
| 14 | COM 16 | 34 | COM 36 | 54 | COM 56 | 74 | V1 |
| 15 | COM 17 | 35 | COM 37 | 55 | COM 57 | 75 | V4 |
| 16 | COM 18 | 36 | COM 38 | 56 | COM 58 | 76 | V5 |
| 17 | COM 19 | 37 | COM 39 | 57 | COM 59 | 77 | DIO1 |
| 18 | COM 20 | 38 | COM 40 | 58 | COM 60 | 78 | COM 0 |
| 19 | COM 21 | 39 | COM 41 | 59 | COM 61 | 79 | COM 1 |
| 20 | COM 22 | 40 | COM 42 | 60 | COM 62 | 80 | COM 2 |

## 6. PAD

## - Pad layout



Chip size: $\quad 4.27 \times 3.03 \mathrm{~mm}$
Chip thickness: $400 \mu \mathrm{~m}$ (for AL pad product) and $525 \mu \mathrm{~m}$ (for BUMP product).
AL pad product: Pad opening is $100 \times 100 \mu \mathrm{~m}$.
BUMP product: Vertical Au bump.
Bump size is $90 \times 90 \mu \mathrm{~m}$.
Bump height is 17 to $25 \mu \mathrm{~m}$.

## - Pad center coordinates

| PAD <br> NO. | PIN | X NA | Y |
| :---: | :---: | :---: | :---: |
| 1 | DM | -1579 | -1357 |
| 2 | COM 3 | -1449 |  |
| 3 | COM 4 | -1320 |  |
| 4 | COM 5 | -1191 |  |
| 5 | COM 6 | -1062 |  |
| 6 | COM 7 | -933 |  |
| 7 | COM 8 | -803 |  |
| 8 | COM 9 | -674 |  |
| 9 | COM 10 | -545 |  |
| 10 | COM 11 | -416 |  |
| 11 | COM 12 | -287 |  |
| 12 | COM 13 | -154 |  |
| 13 | COM 14 | -28 |  |
| 14 | COM 15 | 101 |  |
| 15 | COM 16 | 230 |  |
| 16 | COM 17 | 359 |  |
| 17 | COM 18 | 489 |  |
| 18 | COM 19 | 618 |  |
| 19 | COM 20 | 747 |  |
| 20 | COM 21 | 876 |  |
| 21 | COM 22 | 1005 |  |
| 22 | COM 23 | 1135 |  |
| 23 | COM 24 | 1264 |  |
| 24 | COM 25 | 1393 |  |
| 25 | COM 26 | 1522 |  |
| 26 | DM | 1651 | $\downarrow$ |
| 27 | DM | 1781 | -1357 |
| 28 | DM | 1976 | -1098 |
| 29 | COM 27 | 1976 | -969 |
| 30 | COM 28 | 1976 | -840 |


| PAD <br> NO. | PIN <br> NAME | X | Y |
| :---: | :---: | :---: | ---: |
| 31 | COM 29 | 1976 | -711 |
| 32 | COM 30 |  | -581 |
| 33 | COM 31 |  | -452 |
| 34 | COM 32 |  | -323 |
| 35 | COM 33 |  | -194 |
| 36 | COM 34 |  | -65 |
| 37 | COM 35 |  | 65 |
| 38 | COM 36 |  | 194 |
| 39 | COM 37 |  | 323 |
| 40 | COM 38 |  | 452 |
| 41 | COM 39 |  | 581 |
| 42 | COM 40 |  | 711 |
| 43 | COM 41 |  | 840 |
| 44 | COM 42 | $\downarrow$ | 969 |
| 45 | DM | 1976 | 1098 |
| 46 | DM | 1743 | 1357 |
| 47 | DM | 1614 |  |
| 48 | COM 43 | 1485 |  |
| 49 | COM 44 | 1355 |  |
| 50 | COM 45 | 1226 |  |
| 51 | COM 46 | 1097 |  |
| 52 | COM 47 | 968 |  |
| 53 | COM 48 | 839 |  |
| 54 | COM 49 | 709 |  |
| 55 | COM 50 | 580 |  |
| 56 | COM 51 | 451 |  |
| 57 | COM 52 | 322 |  |
| 58 | COM 53 | 193 |  |
| 59 | COM 54 | 63 | $\downarrow$ |
| 60 | COM 55 | -66 | 1357 |


| PAD <br> NO. | PIN <br> NAME | X | Y |
| :---: | :---: | :---: | :---: |
| 61 | COM 56 | -195 | 1357 |
| 62 | COM 57 | -324 |  |
| 63 | COM 58 | -453 |  |
| 64 | COM 59 | -583 |  |
| 65 | COM 60 | -712 |  |
| 66 | COM 61 | -841 |  |
| 67 | COM 62 | -970 |  |
| 68 | COM 63 | -1099 |  |
| 69 | COM 64 | -1229 |  |
| 70 | COM 65 | -1358 |  |
| 71 | COM 66 | -1487 | $\downarrow$ |
| 72 | DM | -1616 | 1357 |
| 73 | DM | -1865 | 1201 |
| 74 | COM 67 |  | 1071 |
| 75 | DIO2 |  | 941 |
| 76 | *1 INH |  | 715 |
| 77 | FR |  | 585 |
| 78 | YSCL |  | 455 |
| 79 | SHL |  | 325 |
| 80 | VDD |  | 195 |
| 81 | VSs |  | 55 |
| 82 | Vo |  | -112 |
| 83 | V1 |  | -252 |
| 84 | V4 |  | -391 |
| 85 | V5 |  | -531 |
| 86 | DIO1 |  | -671 |
| 87 | COM 0 |  | -810 |
| 88 | COM 1 |  | -941 |
| 89 | COM 2 |  | -1071 |
| 90 | DM | -1865 | -1201 |

*1 PAD No. 76: $\frac{\overline{\text { INH }} \text { for S1D16702*00** }}{\overline{\text { DOFF }} \text { for S1D16702*01** }}$

## 7. FUNCTIONAL DESCRIPTION

## Shift register

This is a bidirectional shift register to transfer common data.

## Level shifter

This is a level interface circuit used to convert the signal voltage level from the logic system level to LCD drive level.

## LCD driver circuit

This driver outputs the LCD drive voltage.
The relationship among the display blanking signal $\overline{\mathrm{INH}}$, contents of shift register, AC converted signal FR and common output voltage is as shown in the table below:

| INH | Contents of shift register | FR | COM output voltage |  |
| :---: | :---: | :---: | :---: | :---: |
| HIGH | HIGH | HIGH | $\mathrm{V}_{5}$ | (Select level) |
|  |  | LOW | Vo |  |
|  | LOW | HIGH | V1 | (Non-select level) |
|  |  | LOW | V4 |  |
| LOW | Fixed to LOW | HIGH | V1 | (Non-select level) |
|  |  | LOW | V4 |  |

The relationship among the display blanking signal $\overline{\mathrm{INH}}$, contents of shift register, AC converted signal FR and common output voltage is as shown in the table below.
(S1D16702*01**)

| $\overline{\text { DOFF }}$ | Contents of <br> shift register | FR | COM output voltage |  |
| :---: | :---: | :---: | :---: | :--- |
| HIGH | HIGH | HIGH | $\mathrm{V}_{5}$ | (Select level) |
|  |  | HIGH | $\mathrm{V}_{0}$ |  |
|  | LOW | $\mathrm{V}_{1}$ | (Non-select |  |
| level) |  |  |  |  |$|$| LOW |
| :--- |
|  |

## 8. TIMING CHART



## 9. ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Rating | Unit |
| :--- | :---: | :---: | :---: |
| Supply voltage (1) | Vss | -7.0 to +0.3 | V |
| Supply voltage (2) | V 5 | -30.0 to +0.3 | V |
| Supply voltage (3) | $\mathrm{V}_{5}, \mathrm{~V}_{1}, \mathrm{~V}_{4}$ | $\mathrm{~V}_{5}-0.3$ to +0.3 | V |
| Input voltage | V I | Vss- 0.3 to +0.3 | V |
| Output voltage | Vo | Vss -0.3 to +0.3 | V |
| Output current (1) | Io | 20 | mA |
| Output current (2) | Iocom | 20 | mA |
| Operating temperature | Topr | -40 to +85 | ${ }^{\circ} \mathrm{C}$ |
| Storing temperature | Tstg | -65 to +150 | ${ }^{\circ} \mathrm{C}$ |
| Soldering temperature and time | Tsol | $260^{\circ} \mathrm{C} \cdot 10 \mathrm{sec}$ | - |

Notes:

1. The voltage of $\mathrm{V} 0, \mathrm{~V} 1$ and V 4 must always satisfy the condition of $\mathrm{VDD} \geq \mathrm{V}_{0} \geq \mathrm{V}_{1} \geq \mathrm{V}_{4} \geq \mathrm{V}_{5}$.
2. Floating of the logic system power during while the LCD drive system power is applied, or exceeding Vss $=-2.6 \mathrm{~V}$ or more can cause permanent damage to the LSI. Functional operation under these conditions is not implied.
Care should be taken to the power supply sequence especially in the system power ON or OFF.
3. All the above voltage is based on Vdd $=0 \mathrm{~V}$.

## 10. ELECTRICAL CHARACTERISTICS

## DC characteristics

Unless otherwise specified, $\mathrm{VDD}=\mathrm{V}_{0}=0 \mathrm{~V}, \mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$.

| Parameter | Symbol |  | Condition | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply voltage (1) | Vss |  | - | -5.5 | -5.0 | -2.7 | V | Vss |
| Recommended operating voltage | V5 |  | - | -28.0 | - | -7.0 | V | V5 |
| Operation enable voltage | $V_{5}$ |  | ional operation | - | - | -7.0 | V | V5 |
| Supply voltage (2) | Vo |  | mmended value | -2.5 | - | 0 | V | Vo |
| Supply voltage (3) | $V_{1}$ |  | mmended value | 2/9.V5 | - | VDD | V | $\mathrm{V}_{1}$ |
| Supply voltage (4) | $\mathrm{V}_{4}$ |  | mmended value | V5 | - | 7/9.V5 | V | V4 |
| HIGH input voltage (1) | VIH | $\mathrm{Vss}=-2.7 \mathrm{~V}$ to -5.5 V |  | 0.2 Vss | - | 0 | V | $\begin{aligned} & \text { DIO1, DIO2, } \\ & \text { YSCL, SHL, FR } \end{aligned}$ |
| LOW input voltage (1) | VIL |  |  | Vss | - | 0.8 Vss | V |  |
| HIGH input voltage (2) | VIHT | $\mathrm{Vss}=-2.7 \mathrm{~V}$ to -5.5 V |  | 0.2 Vss | - | 0 | V | INH |
| LOW input voltage (2) | VILT |  |  | Vss | - | 0.85 V ss | V |  |
| HIGH output voltage | Vor | $\begin{aligned} & \hline \mathrm{IOH}=-0.3 \\ & \mathrm{loH}=-0.2 \\ & (\mathrm{Vss}=-2 . \end{aligned}$ | $\begin{aligned} & \text { nA } \\ & \text { nA } \\ & \text { to }-4.5 \mathrm{~V}) \end{aligned}$ | -0.4 | - | 0 | V | DIO1, DIO2 |
| LOW output voltage | Vol | $\begin{aligned} & \hline \mathrm{loL}=+0.3 \\ & \mathrm{loL}=+0.2 \\ & (\mathrm{Vss}=-2 . \end{aligned}$ | A <br> A $\text { to }-4.5 \mathrm{~V})$ | Vss | - | Vss+0.4 | V |  |
| Input leakage current | ILI | $\mathrm{Vss} \leq \mathrm{V}$ | $\leq 0 \mathrm{~V}$ | - | - | 2.0 | $\mu \mathrm{A}$ | $\frac{\mathrm{YSCL}, \mathrm{SHL}}{\mathrm{INH}, ~ F R}$ |
| Input/output leakage current | ILI/O | $\mathrm{Vss} \leq \mathrm{V}$ | $\leq 0 \mathrm{~V}$ | - | - | 5.0 | $\mu \mathrm{A}$ | DIO1, DIO2 |
| Static current | IdDS | $\begin{aligned} & \mathrm{V}_{5}=-7.0 \\ & \mathrm{~V}_{\mathrm{IH}}=\mathrm{V}_{\mathrm{DL}} \end{aligned}$ | $\begin{aligned} & \text { to }-28.0 \mathrm{~V} \\ & \text { VIL= }=\text { ss } \end{aligned}$ | - | - | 25 | $\mu \mathrm{A}$ | VDD |
| Output resistance | Rсом | $\begin{aligned} & \Delta \mathrm{VON} \\ & =0.5 \mathrm{~V} \end{aligned}$ |  When the <br> $V_{5}=$ <br> $\mathrm{V}_{1}, \mathrm{~V}_{4}, \mathrm{~V}_{0}$  <br> or $\mathrm{V}_{5}$  <br> -20.0 V  <br> level is  <br> output  | - | 0.70 | 1.40 | $\mathrm{k} \Omega$ | COM0 to COM99 |
| Average operating current consumption (1) | Iss1 | $\mathrm{V}_{\mathrm{SS}}=-5$ <br> VIL=Vss <br> Frame <br> Input da <br> every 1 <br> Other c <br> same a | $\mathrm{V}, \mathrm{V}_{\mathrm{IH}}=\mathrm{VDD}$, fyscl=12KHz, equency $=60 \mathrm{~Hz}$ ; HIGH at no load 00 duy ditions are the $\mathrm{Vss}=-3.0 \mathrm{~V}$ | - | 7 - - | $15$ $10$ | $\mu \mathrm{A}$ | Vss |
| Average operating current consumption (2) | Iss2 | $\begin{aligned} & \text { Vss }=-5 \\ & \text { V } 4=-18 . \end{aligned}$ <br> Other c same a | $\mathrm{V}, \mathrm{V}_{1}=-2.0 \mathrm{~V}$, <br> $\mathrm{V}, \mathrm{V}_{5}=-20.0 \mathrm{~V}$ <br> ditions are the <br> in the item of Iss1. | - | 7 | 15 | $\mu \mathrm{A}$ | V5 |
| Input pin capacitance | Cl | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ |  | - | - | 8 | pF | $\begin{aligned} & \text { YSCL, SHL, } \\ & \hline \text { INH, FR } \end{aligned}$ |
| Input/output pin capacitance | CI/o |  |  | - | - | 15 | pF | DIO1, DIO2 |

## Operating Voltage Range VSS - V5

V5 voltage must be set within the following operating voltage range of VSS - V5.


## AC Characteristics

## Input timing characteristics



Unless otherwise specified Vss $=-5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tcCL | - | 500 | - | ns |
| YSCL HIGH pulsewidth | twCLH | - | 70 | - | ns |
| YSCL LOW pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDs | - | 100 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -500 | 500 | ns |

Unless otherwise specified Vss $=-2.7 \mathrm{~V}$ to -4.5 V , Ta $=-40$ to $85^{\circ} \mathrm{C}$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Input signal rise time | tr | - | - | 50 | ns |
| Input signal fall time | tf | - | - | 50 | ns |
| YSCL period | tcCL | - | 1000 | - | ns |
| YSCL HIGH pulsewidth | twCLH | - | 160 | - | ns |
| YSCL LOW pulsewidth | twCLL | - | 330 | - | ns |
| Data setup time | tDS | - | 200 | - | ns |
| Data hold time | tDH | - | 10 | - | ns |
| Allowable FR delay time | tDFR | - | -500 | 500 | ns |

The standard applicable to tCCL, twCLH, twCLL, tDS and tDH when VSS $=-2.4 \mathrm{~V}$ must be 1.3 times of that applies when VSS $=-2.7 \mathrm{~V}$ to -4.5 V .

## Output timing characteristics



Unless otherwise specified $\mathrm{Vss}=-5.0 \mathrm{~V} \pm 10 \%$, $\mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpdDocl | CL=15pF | 30 | 300 | ns |
| (YSCL - fall to COM output) delay time | tpdccl | $\begin{aligned} \begin{array}{c} \mathrm{V}_{5}= \\ \end{array} & 7.0 \text { to } \\ & -28.0 \mathrm{~V} \\ \mathrm{CL}= & 100 \mathrm{pF} \end{aligned}$ | - | 3.0 | $\mu \mathrm{s}$ |
| (INH to COM output) delay time | tpdcInH |  |  |  |  |
| (FR to COM output) delay time | tpdCFR |  | - | 3.0 | $\mu \mathrm{s}$ |

Unless otherwise specified Vss $=-2.7 \mathrm{~V}$ to $-4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $85^{\circ} \mathrm{C}$

| Parament | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| (YSCL - fall to DIO) delay time | tpdbocl | CL=15pF | 60 | 600 | ns |
| (YSCL - fall to COM output) delay time | tpdccl | $\begin{aligned} \begin{array}{l} \mathrm{V} 5= \\ = \\ \\ \\ \\ -28.0 \mathrm{~V} \end{array} \\ \mathrm{CL}=100 \mathrm{pF} \end{aligned}$ | - | 3.0 | $\mu \mathrm{s}$ |
| (INH to COM output) delay time | tpdCINH |  |  |  |  |
| (FR to COM output) delay time | tpdCFR |  | - | 3.0 | $\mu \mathrm{s}$ |

The standard applicable when VSS $=-2.4 \mathrm{~V}$ must be 1.3 times of that applies when VSS $=-2.7 \mathrm{~V}$ to -4.5 V .

## 11. LCD DRIVE POWER

## Each voltage level forming method

To obtain each voltage level for LCD driving, it is the most simple to divide the resistance of potential as shown in the connection example.
On the other hand, to obtain a high quality display, it is necessary to raise the accuracy and constancy of each voltage level and to set the divided resistance value as low as possible in the range of system power capacity. Especially when a low-power LCD driving is required, set the divided resistance to a higher value and drive the LCD with a voltage follower by means of operational amplifier instead. In taking into consideration of a case where the operational amplifier is employed, the maximum potential level $\mathrm{V}_{0}$ for LCD driving has been isolated from the VDD pin. When the potential of $\mathrm{V}_{0}$ lowers than that of VDD and the potential difference between the two becomes larger, however, the capacity of LCD drive output driver lowers. To avoid it, use the system with the potential difference of 0 V to 2.5 V between V 0 and VDD.
When no operational amplifier is used, connect V0 and VdD pins.

## Note in power ON/OFF

Since this LSI is high in the voltage of LCD driving system, when a high voltage is applied to the LCD driving system with the logic system power supply kept floating, an overcurrent flows and LSI breaks down in some cases.

## Be sure to follow the power ON/OFF sequence as shown below:

At power ON ... Logic system ON $\rightarrow$ LCD driving system ON or simultaneous ON of the both At power OFF ... LCD driving system OFF $\rightarrow$ Logic system OFF or simultaneous OFF of the both

## Precautions:

Users of this development specification are reminded of the following precautions.

1. This development specification is subject to change without previous notice.
2. This specificatino does not warrant the user to exercise the industrial property right or other rights, nor does this specification vest such rights to the user.
Application examples provided in this specification are solely intended to ensure better understanding of the product. The manufacturer shall not be liable for any circuit related problem arising from using such examples.
Numeric representation of measure or size provided in the characteristics table is one obtained from the numeric line.
3. No part of this specification may be reproduced or duplicated in any form or by any means without the written permission of the manufacturer.
4. As for use of semiconductor elements, users are required to pay attention to the following points.
[Precautions on the Product Handling in Light]
Characteristics of semiconductor elements are changed if they are exposed to light. Thus, exposing this IC to light can result in its in malfunction. In order to prevent IC malfunctioning due to light, make sure that the following measures are taken for the boards or products equipped with our IC.
(1) Design and mounting procedure employed do not allow light to IC.
(2) The inspection process is implemented in the environment that does not allow light to IC.
(3) Light shielding measures are established not only for surface of IC but also for rear face and side faces, too.

## 12. DIFFERENT POINTS FROM REPLACEMENT PRODUCT

|  | S1D16702*00** | S1D16300***** |
| :---: | :---: | :---: |
| Function | Bidirectional shift register $\overline{\mathrm{INH}}$ <br> 68 output segments | Bidirectional shift register $\overline{\mathrm{INH}}$ <br> 68 output segments |
| Output $\operatorname{Tr}$ configuration | Fig. 1 | Fig. 2 |
| PAD layout | Identical to the equivalent product | - |
| PAD coordinates | Different from the equivalent product | - |



Fig. 1


Flg. 2

