

## 8-BIT SINGLE-CHIP MICROCONTROLLERS

## DESCRIPTION

The  $\mu$ PD780053, 780054, 780055, 780056, and 780058 are members of the  $\mu$ PD780058 Subseries in the 78K/0 Series. Compared to the conventional type, the  $\mu$ PD78054 Subseries, in these microcontrollers the Electro Magnetic Interference (EMI) noise generated internally has been reduced. Also provided is an 8-bit resolution A/D converter, 8-bit resolution D/A converter, timers, a serial interface, real-time output ports, an interrupt function, and various other peripheral hardware.

A flash memory version that can operate in the same supply voltage range as the mask ROM version, the  $\mu$ PD78F0058, and a range of development tools are also available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

$\mu$ PD780058, 780058Y Subseries User's Manual: U12013E

78K/0 Series User's Manual Instructions: U12326E

## FEATURES

- Internal high-capacity ROM & RAM

Part Number	Item	Program Memory (ROM)	Data Memory		
			Internal High-Speed RAM	Internal Buffer RAM	Internal Expansion RAM
$\mu$ PD780053		24 Kbytes	1,024 bytes	32 bytes	None
$\mu$ PD780054		32 Kbytes			
$\mu$ PD780055		40 Kbytes			
$\mu$ PD780056		48 Kbytes			
$\mu$ PD780058		60 Kbytes			1,024 bytes

- External memory expansion space: 64 Kbytes
- Minimum instruction execution time can be changed from high-speed (0.4  $\mu$ s) to ultra-low-speed (122  $\mu$ s)
- I/O ports: 68 (N-ch open-drain: 4)
- ★ 8-bit resolution A/D converter: 8 channels ( $V_{DD} = 1.8$  to 5.5 V)
- ★ 8-bit resolution D/A converter: 2 channels ( $V_{DD} = 1.8$  to 5.5 V)
- Serial interface: 3 channels
- Timer: 5 channels
- Supply voltage:  $V_{DD} = 1.8$  to 5.5 V

## APPLICATION FIELDS

Car audio systems, cellular phones, pagers, printers, AV equipment, cameras, PPCs, vending machines, etc.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.

Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## ORDERING INFORMATION


Part Number	Package
$\mu$ PD780053GC-xxx-8BT	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD780053GK-xxx-BE9	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm)
★ $\mu$ PD780053GK-xxx-9EU <sup>Note</sup>	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm)
$\mu$ PD780054GC-xxx-8BT	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD780054GK-xxx-BE9	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm)
★ $\mu$ PD780054GK-xxx-9EU <sup>Note</sup>	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm)
$\mu$ PD780055GC-xxx-8BT	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD780055GK-xxx-BE9	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm)
★ $\mu$ PD780055GK-xxx-9EU <sup>Note</sup>	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm)
$\mu$ PD780056GC-xxx-8BT	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD780056GK-xxx-BE9	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm)
★ $\mu$ PD780056GK-xxx-9EU <sup>Note</sup>	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm)
$\mu$ PD780058GC-xxx-8BT	80-pin plastic QFP (14 × 14 mm)
$\mu$ PD780058GK-xxx-BE9	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm)
★ $\mu$ PD780058GK-xxx-9EU <sup>Note</sup>	80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm)

**Note** Under development

**Remark** xxx indicates ROM code suffix.

★ 78K/0 SERIES LINEUP

The products in the 78K/0 Series are listed below. The names enclosed in boxes are subseries name.



78K/0 Series	<b>Control</b>		
	100-pin	μPD78075B	EMI-noise reduced version of the μPD78078
	100-pin	μPD78078	μPD78054 with timer and enhanced external interface
	100-pin	μPD78070A	ROM-less version of the μPD78078
	100-pin		μPD780018AY μPD78078Y with enhanced serial I/O and limited functions
	80-pin	μPD780058	μPD78054 with enhanced serial I/O
	80-pin	μPD78058F	EMI-noise reduced version of the μPD78054
	80-pin	μPD78054	μPD78018F with UART and D/A converter and enhanced I/O
	80-pin	μPD780065	μPD780024A with expanded RAM
	64-pin	μPD780078	μPD780034A with timer and enhanced serial I/O
	64-pin	μPD780034A	μPD780024A with enhanced A/D converter
	64-pin	μPD780024A	μPD78018F with enhanced serial I/O
	64-pin	μPD78014H	EMI-noise reduced version of the μPD78018F
	64-pin	μPD78018F	Basic subseries for control
	42/44-pin	μPD78083	On-chip UART, capable of operating at low voltage (1.8 V)
	<b>Inverter control</b>		
	64-pin	μPD780988	On-chip inverter control circuit and UART. EMI-noise reduced version.
	<b>FIP™ drive</b>		
	100-pin	μPD780208	μPD78044F with enhanced I/O and FIP C/D. Display output total: 53
	100-pin	μPD780228	μPD78044H with enhanced I/O and FIP C/D. Display output total: 48
80-pin	μPD780232	For panel control. On-chip FIP C/D. Display output total: 53	
80-pin	μPD78044H	μPD78044F with N-ch open drain I/O. Display output total: 34	
80-pin	μPD78044F	Basic subseries for FIP drive. Display output total: 34	
<b>LCD drive</b>			
100-pin	μPD780308	μPD78064 with enhanced SIO and expanded ROM and RAM	
100-pin	μPD78064B	EMI-noise reduced version of the μPD78064	
100-pin	μPD78064	Basic subseries for LCD drive, on-chip UART	
<b>Call ID</b>			
80-pin	μPD780841	On-chip Call ID function, simplified DTMF. EMI-noise reduced version.	
<b>Bus interface</b>			
100-pin	μPD780948	On-chip DCAN controller	
80-pin	μPD78098B	μPD78054 with IEBus™ controller. EMI-noise reduced version.	
80-pin		μPD780701Y On-chip DCAN/IEBus controller	
80-pin		μPD780833Y On-chip J1850 (CLASS2) controller	
64-pin	μPD780814	Special in DCAN controller function	
<b>Meter control</b>			
100-pin	μPD780958	Industrial meter control	
80-pin	μPD780955	Ultra low-power consumption. On-chip UART.	
80-pin	μPD780973A	On-chip controller/driver for automotive meter drive	
80-pin	μPD780824	For automotive meter drive. On-chip DCAN controller	

The major functional differences among the subseries are listed below.

Subseries Name	Function	ROM Capacity	Timer				8-Bit A/D	10-Bit A/D	8-Bit D/A	Serial Interface	I/O	V <sub>DD</sub> MIN. Value	External Expansion										
			8-bit	16-bit	Watch	WDT																	
Control	μPD78075B	32 K to 40K	4 ch	1 ch	1ch	1ch	8ch	-	2 ch	3 ch (UART: 1 ch)	88	1.8 V	√										
	μPD78078	48 K to 60K									61	2.7 V											
	μPD78070A	-	2 ch	-	-	-	-	-	-	-	-	-											
	μPD780058	24 K to 60 K												68	1.8 V								
	μPD78058F	48 K to 60 K												69	2.7 V								
	μPD78054	16 K to 60 K														2.0 V							
	μPD780065	40 K to 48 K												60	2.7 V								
	μPD780078	48 K to 60 K														2 ch	-	8 ch	3 ch (UART: 2 ch)	52	1.8 V		
	μPD780034A	8 K to 32 K												1 ch	-	-	-	-	-	-	-	-	-
	μPD780024A	8 K to 32 K																					
	μPD78014H	8 K to 32 K												-	-	-	-	-	-	-	-	-	-
	μPD78018F	8 K to 60 K																					
μPD78083	8 K to 16 K	-	-	-	-	-	-	-	-	-	-	-											
Inverter control	μPD780988	16 K to 60 K	3 ch	Note	-	1 ch	-	8 ch	-	3 ch (UART: 2 ch)	47	4.0 V	√										
FIP drive	μPD780208	32 K to 60 K	2 ch	1 ch	1 ch	1 ch	8 ch	-	-	2 ch	74	2.7 V	-										
	μPD780228	48 K to 60 K									3 ch	-		-	1 ch	72	4.5 V						
	μPD780232	16 K to 24 K	2 ch	1 ch	1ch	-	8 ch	-	-	-	-	-											
	μPD78044H	32 K to 48 K												4 ch	2 ch	40							
	μPD78044F	16 K to 40 K												1 ch	68	2.7 V							
μPD78044F	16 K to 40 K	2 ch	2 ch	-																			
LCD drive	μPD780308	48 K to 60 K	2 ch	1 ch	1ch	1 ch	8 ch	-	-	3 ch (time-division UART: 1 ch)	57	2.0 V	-										
	μPD78064B	32 K												2 ch (UART: 1 ch)									
	μPD78064	16 K to 32 K																					
Call ID	μPD780841	24 K to 32 K	2 ch	-	1 ch	1 ch	2 ch	-	-	2 ch (UART: 1 ch)	61	2.7 V	-										
Bus interface supported	μPD780948	60 K	2 ch	2 ch	1 ch	1 ch	8 ch	-	-	3 ch (UART: 1 ch)	79	4.0 V	√										
	μPD78098B	40 K to 60 K									1 ch	69	2.7 V	-									
	μPD780814	32 K to 60 K									2 ch	12 ch	-	2 ch (UART: 1 ch)	46	4.0 V							
Meter control	μPD780958	48 K to 60 K	4 ch	2 ch	-	1 ch	-	-	-	2 ch (UART: 1 ch)	69	2.2 V	-										
	μPD780955	40 K												6 ch	1 ch	1 ch	2 ch (UART: 2 ch)	50					
	μPD780973A	24 K to 32 K	3 ch	-	1 ch	-	5 ch	-	-	2 ch (UART: 1 ch)	56	4.5 V											
	μPD780824	32 K to 60 K												59	4.0 V								

**Note** 16-bit timer: 2 channels  
10-bit timer: 1 channel

OVERVIEW OF FUNCTIONS

Product Name		μPD780053	μPD780054	μPD780055	μPD780056	μPD780058								
Item														
Internal memory	ROM	24 Kbytes	32 Kbytes	40 Kbytes	48 Kbytes	60 Kbytes								
	High-speed RAM	1,024 bytes												
	Buffer RAM	32 bytes												
	Expanded RAM	None				1,024 bytes								
Memory space		64 Kbytes												
General registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)												
Minimum instruction execution time	On-chip minimum instruction execution time variable function													
	When main system clock is selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@5.0 MHz operation)												
	When subsystem clock is selected	122 μs (@32.768 kHz operation)												
Instruction set		<ul style="list-style-type: none"> <li>• 16-bit operation</li> <li>• Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits)</li> <li>• Bit manipulation (set, reset, test, Boolean operation)</li> <li>• BCD adjust, etc.</li> </ul>												
I/O ports		<table> <tr> <td>Total:</td> <td>68</td> </tr> <tr> <td>• CMOS input:</td> <td>2</td> </tr> <tr> <td>• CMOS I/O:</td> <td>62</td> </tr> <tr> <td>• N-ch open-drain I/O:</td> <td>4</td> </tr> </table>					Total:	68	• CMOS input:	2	• CMOS I/O:	62	• N-ch open-drain I/O:	4
Total:	68													
• CMOS input:	2													
• CMOS I/O:	62													
• N-ch open-drain I/O:	4													
A/D converter		• 8-bit resolution × 8 channels (V <sub>DD</sub> = 1.8 to 5.5 V)												
D/A converter		• 8-bit resolution × 2 channels (V <sub>DD</sub> = 1.8 to 5.5 V)												
Serial interface		<ul style="list-style-type: none"> <li>• 3-wire serial I/O/SBI/2-wire serial I/O mode selectable: 1 channel</li> <li>• 3-wire serial I/O mode (automatic data transmit/receive function for up to 32 bytes provided on chip): 1 channel</li> <li>• 3-wire/serial I/O/UART mode (time division transfer function provided on chip) selectable: 1 channel</li> </ul>												
Timers		<ul style="list-style-type: none"> <li>• 16-bit timer/event counter: 1 channel</li> <li>• 8-bit timer/event counter: 2 channels</li> <li>• Watch timer: 1 channel</li> <li>• Watchdog timer: 1 channel</li> </ul>												
Timer outputs		3 (14-bit PWM output × 1)												
Clock output		19.5 kHz, 39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz, 2.5 MHz, 5.0 MHz (@5.0 MHz operation with main system clock) 32.768 kHz (@32.768 kHz operation with subsystem clock)												
Buzzer output		1.2 kHz, 2.4 kHz, 4.9 kHz, 9.8 kHz (@5.0 MHz operation with main system clock)												
Vectored interrupt sources	Maskable	Internal: 13, External: 6												
	Non-maskable	Internal: 1												
	Software	1												
Test inputs		Internal: 1, External: 1												
Supply voltage		V <sub>DD</sub> = 1.8 to 5.5 V												
Operating ambient temperature		T <sub>A</sub> = -40 to +85°C												
Package		<ul style="list-style-type: none"> <li>• 80-pin plastic QFP (14 × 14 mm)</li> <li>• 80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm)</li> <li>• 80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm)</li> </ul>												

★

★


★

## CONTENTS

1. PIN CONFIGURATION (TOP VIEW).....	7
2. BLOCK DIAGRAM .....	9
3. PIN FUNCTIONS .....	10
3.1 Port Pins .....	10
3.2 Non-Port Pins .....	12
3.3 Pin I/O Circuits and Recommended Connection of Unused Pins .....	14
4. MEMORY SPACE.....	18
5. PERIPHERAL HARDWARE FUNCTION FEATURES .....	19
5.1 Ports .....	19
5.2 Clock Generator .....	20
5.3 Timer/Event Counter .....	20
5.4 Clock Output Control Circuit.....	23
5.5 Buzzer Output Control Circuit.....	23
5.6 A/D Converter .....	24
5.7 D/A Converter .....	25
5.8 Serial Interfaces .....	25
5.9 Real-Time Output Port Functions .....	27
6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS.....	28
6.1 Interrupt Functions .....	28
6.2 Test Functions .....	32
7. EXTERNAL DEVICE EXPANSION FUNCTION .....	33
8. STANDBY FUNCTION .....	33
9. RESET FUNCTION.....	33
10. INSTRUCTION SET .....	34
11. ELECTRICAL SPECIFICATIONS.....	36
★ 12. CHARACTERISTICS CURVES (REFERENCE VALUES).....	63
13. PACKAGE DRAWINGS .....	65
★ 14. RECOMMENDED SOLDERING CONDITIONS .....	68
APPENDIX A. DEVELOPMENT TOOLS .....	70
APPENDIX B. RELATED DOCUMENTS.....	73

1. PIN CONFIGURATION (TOP VIEW)

- **80-pin plastic QFP (14 × 14 mm)**  
 μPD780053GC-xxx-8BT, 780054GC-xxx-8BT, 780055GC-xxx-8BT, 780056GC-xxx-8BT, 780058GC-xxx-8BT
- **80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.05 mm)**  
 μPD780053GK-xxx-BE9, 780054GK-xxx-BE9, 780055GK-xxx-BE9, 780056GK-xxx-BE9, 780058GK-xxx-BE9
- **80-pin plastic TQFP (fine pitch) (12 × 12 mm, resin thickness 1.0 mm)**  
 μPD780053GK-xxx-9EU<sup>Note</sup>, 780054GK-xxx-9EU<sup>Note</sup>, 780055GK-xxx-9EU<sup>Note</sup>, 780056GK-xxx-9EU<sup>Note</sup>,  
 780058GK-xxx-9EU<sup>Note</sup>



- Cautions**
1. Connect the IC (Internally Connected) pin directly to V<sub>SS0</sub> or V<sub>SS1</sub>.
  2. Connect the AV<sub>SS</sub> pin to V<sub>SS0</sub>.

**Note** Under development


- Remarks**
1. xxx indicates ROM code suffix.
  2. When the microcontroller is used in applications where the noise generated inside the microcontroller needs to be reduced, the implementation of noise reduction measures, such as supplying voltage to V<sub>DD0</sub> and V<sub>DD1</sub> individually and connecting V<sub>SS0</sub> and V<sub>SS1</sub> to different ground lines, is recommended.

## PIN IDENTIFICATION

A8 to A15:	Address Bus	P130, P131:	Port 13
AD0 to AD7:	Address/Data Bus	PCL:	Programmable Clock
ANI0 to ANI7:	Analog Input	$\overline{RD}$ :	Read Strobe
ANO0, ANO1:	Analog Output	$\overline{RESET}$ :	Reset
ASCK:	Asynchronous Serial Clock	RTP0 to RTP7:	Real-Time Output Port
ASTB:	Address Strobe	RxD0, RxD1:	Receive Data
AVREF0, AVREF1:	Analog Reference Voltage	SB0, SB1:	Serial Bus
AVSS:	Analog Ground	$\overline{SCK0}$ to $\overline{SCK2}$ :	Serial Clock
BUSY:	Busy	SI0 to SI2:	Serial Input
BUZ:	Buzzer Clock	SO0 to SO2:	Serial Output
IC:	Internally Connected	STB:	Strobe
INTP0 to INTP5:	Interrupt from Peripherals	TI00, TI01:	Timer Input
P00 to P05, P07:	Port 0	TI1, TI2:	Timer Input
P10 to P17:	Port 1	TO0 to TO2:	Timer Output
P20 to P27:	Port 2	TxD0, TxD1:	Transmit Data
P30 to P37:	Port 3	VDD0, VDD1:	Power Supply
P40 to P47:	Port 4	VSS0, VSS1:	Ground
P50 to P57:	Port 5	$\overline{WAIT}$ :	Wait
P60 to P67:	Port 6	$\overline{WR}$ :	Write Strobe
P70 to P72:	Port 7	X1, X2:	Crystal (Main System Clock)
P120 to P127:	Port 12	XT1, XT2:	Crystal (Subsystem Clock)



2. BLOCK DIAGRAM



**Remark** The internal ROM and RAM capacity varies depending on the product.

### 3. PIN FUNCTIONS

#### 3.1 Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P00	Input	Port 0 7-bit input/output port	Input only	Input	INTP0/TI00
P01	I/O		Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	INTP1/TI01
P02					INTP2
P03					INTP3
P04					INTP4
P05					INTP5
P07 <sup>Note 1</sup>	Input		Input only	Input	XT1
P10 to P17	I/O	Port 1 8-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software <sup>Note 2</sup> .	Input	ANI0 to ANI7	
P20	I/O	Port 2 8-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	SI1	
P21				SO1	
P22				SCK1	
P23				STB/TxD1	
P24				BUSY/RxD1	
P25				SI0/SB0	
P26				SO0/SB1	
P27				SCK0	
P30	I/O	Port 3 8-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.	Input	TO0	
P31				TO1	
P32				TO2	
P33				TI1	
P34				TI2	
P35				PCL	
P36				BUZ	
P37				—	
P40 to P47	I/O	Port 4 8-bit input/output port Input/output can be specified in 8-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software. The test input flag (KRIF) is set to 1 by falling edge detection.	Input	AD0 to AD7	

**Notes 1.** When using the P07/XT1 pins as an input port, set bit 6 (FRC) of the processor clock control register (PCC) to 1. Do not use the on-chip feedback resistor of the subsystem clock oscillator.

**2.** When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input pins, set port 1 to the input mode. At this time, on-chip pull-up resistors are automatically disconnected.

3.1 Port Pins (2/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P50 to P57	I/O	Port 5 8-bit input/output port LEDs can be driven directly. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.		Input	A8 to A15
P60	I/O	Port 6 8-bit input/output port Input/output can be specified in 1-bit units.	N-ch open-drain input/output port An on-chip pull-up resistor can be specified by the mask option. LEDs can be driven directly.	Input	-
P61					
P62					
P63					
P64			When used as an input port, an on-chip pull-up resistor can be specified by means of software.		$\overline{RD}$
P65					$\overline{WR}$
P66					$\overline{WAIT}$
P67					$\overline{ASTB}$
P70	I/O	Port 7 3-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.		Input	$\overline{SI2/RxD0}$
P71					$\overline{SO2/TxD0}$
P72					$\overline{SCK2/ASCK}$
P120 to P127	I/O	Port 12 8-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, on-chip pull-up resistor can be specified by means of software.		Input	RTP0 to RTP7
P130, P131	I/O	Port 13 2-bit input/output port Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.		Input	ANO0, ANO1

3.2 Non-Port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt request input for which the valid edge (rising edge, falling edge, or both rising edge and falling edges) can be specified.	Input	P00/TI00
INTP1				P01/TI01
INTP2				P02
INTP3				P03
INTP4				P04
INTP5				P05
SI0	Input	Serial interface serial data input	Input	P25/SB0
SI1				P20
SI2				P70/RxD
SO0	Output	Serial interface serial data output	Input	P26/SB1
SO1				P21
SO2				P71/TxD
SB0	I/O	Serial interface serial data input/output	Input	P25/SI0
SB1				P26/SO0
$\overline{\text{SCK0}}$	I/O	Serial interface serial clock input/output	Input	P27
$\overline{\text{SCK1}}$				P22
$\overline{\text{SCK2}}$				P72/ASCK
STB	Output	Serial interface automatic transmit/receive strobe output	Input	P23/TxD1
BUSY	Input	Serial interface automatic transmit/receive busy input	Input	P24/RxD1
RxD0	Input	Asynchronous serial interface serial data input	Input	P70/SI2
RxD1				P24/BUSY
TxD0	Output	Asynchronous serial interface serial data output	Input	P71/SO2
TxD1				P23/STB
ASCK	Input	Asynchronous serial interface serial clock input	Input	P72/ $\overline{\text{SCK2}}$
TI00	Input	External count clock input to the 16-bit timer (TM0)	Input	P00/INTP0
TI01		Capture trigger signal input to the capture register (CR00)		P01/INTP1
TI1		External count clock input to the 8-bit timer (TM1)		P33
TI2		External count clock input to the 8-bit timer (TM2)		P34
TO0	Output	16-bit timer (TM0) output (also used for 14-bit PWM output)	Input	P30
TO1		8-bit timer (TM1) output		P31
TO2		8-bit timer (TM2) output		P32
PCL	Output	Clock output (for trimming of main system clock and subsystem clock)	Input	P35
BUZ	Output	Buzzer output	Input	P36
RTP0 to RTP7	Output	Real-time output port from which data is output in synchronization with a trigger	Input	P120 to P127
AD0 to AD7	I/O	Lower address/data bus for expanding memory externally	Input	P40 to P47
A8 to A15	Output	Higher address bus for expanding memory externally	Input	P50 to P57
$\overline{\text{RD}}$	Output	Strobe signal output for reading from external memory	Input	P64
$\overline{\text{WR}}$		Strobe signal output for writing to external memory		P65

3.2 Non-Port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
$\overline{\text{WAIT}}$	Input	Wait insertion at external memory access	Input	P66
ASTB	Output	Strobe output that externally latches address information output to ports 4 and 5 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input	Input	P10 to P17
ANO0, ANO1	Output	D/A converter analog output	Input	P130, P131
AV <sub>REF0</sub>	Input	A/D converter reference voltage input (also used for analog power supply)	–	–
AV <sub>REF1</sub>	Input	D/A converter reference voltage input	–	–
AV <sub>SS</sub>	–	A/D converter and D/A converter ground potential Use at the same potential as V <sub>SS0</sub> .	–	–
$\overline{\text{RESET}}$	Input	System reset input	–	–
X1	Input	Connecting crystal resonator for main system clock oscillation	–	–
X2	–		–	–
XT1	Input	Connecting crystal resonator for subsystem clock oscillation	Input	P07
XT2	–		–	–
V <sub>DD0</sub>	–	Port block positive power supply	–	–
V <sub>SS0</sub>	–	Port block ground potential	–	–
V <sub>DD1</sub>	–	Positive power supply (except for port and analog blocks)	–	–
V <sub>SS1</sub>	–	Ground potential (except for port and analog blocks)	–	–
IC	–	Internally connected. Connect directly to V <sub>SS0</sub> or V <sub>SS1</sub> .	–	–

**3.3 Pin I/O Circuits and Recommended Connection of Unused Pins**

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 3-1. For the input/output circuit configuration of each type, see Figure 3-1.

**Table 3-1. Input/Output Circuit Type of Each Pin (1/2)**

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection	
P00/INTP0/TI00	2	Input	Connect to V <sub>SS0</sub> .	
P01/INTP1/TI01	8-C	I/O	Independently connect to V <sub>SS0</sub> via a resistor.	
P02/INTP2				
P03/INTP3				
P04/INTP4				
P05/INTP5				
P07/XT1	16	Input	Connect to V <sub>DD0</sub> .	
P10/ANI0 to P17/ANI7	11-D	I/O	Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.	
P20/SI1	8-C			
P21/SO1	5-H			
P22/SCK1	8-C			
P23/STB/TxD1	5-H			
P24/BUSY/RxD1	8-C			
P25/SI0/SB0	10-B			
P26/SO0/SB1				
P27/SCK0				
P30/TO0	5-H			
P31/TO1				
P32/TO2				
P33/TI1	8-C			
P34/TI2				
P35/PCL	5-H			
P36/BUZ				
P37				
P40/AD0 to P47/AD7	5-N			Independently connect to V <sub>DD0</sub> via a resistor.
P50/A8 to P57/A15	5-H			Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.
P60 to P63	13-J			Independently connect to V <sub>DD0</sub> via a resistor.
P64/RD	5-H			Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.
P65/WR				
P66/WAIT				
P67/ASTB				

Table 3-1. Input/Output Circuit Type of Each Pin (2/2)

Pin Name	Input/Output Circuit Type	I/O	Recommended Connection
P70/SI2/RxD0	8-C	I/O	Independently connect to V <sub>DD0</sub> or V <sub>SS0</sub> via a resistor.
P71/SO2/TxD0	5-H		
P72/SCK2/ASCK	8-C		
P120/RTP0 to P127/RTP7	5-H		
P130/ANO0, P131/ANO1	12-C	Input	Independently connect to V <sub>SS0</sub> via a resistor.
RESET	2		–
XT2	16	–	Leave open.
AV <sub>REF0</sub>	–		Connect to V <sub>SS0</sub> .
AV <sub>REF1</sub>			Connect to V <sub>DD0</sub> .
AV <sub>SS</sub>			Connect to V <sub>SS0</sub> .
IC			Connect directly to V <sub>SS0</sub> or V <sub>SS1</sub> .

Figure 3-1. Pin Input/Output Circuits (1/2)








Figure 3-1. Pin Input/Output Circuits (2/2)



4. MEMORY SPACE

Figure 4-1 shows the μPD780053/780054/780055/780056/780058 memory map.

Figure 4-1. Memory Map



- Notes**
1. μPD780058 only
  2. If external device expansion functions are to be employed for the μPD780058, set the size of the internal ROM to 56 Kbytes or less using the internal memory size switching register (IMS).
  3. The internal ROM capacity depends on the product (see the table below).

Part Number	Last Address of Internal ROM nnnnH
μPD780053	5FFFH
μPD780054	7FFFH
μPD780055	9FFFH
μPD780056	BFFFH
μPD780058	EFFFH

5. PERIPHERAL HARDWARE FUNCTION FEATURES

5.1 Ports

The following three types of I/O ports are available.

• CMOS input (P00, P07):	2
• CMOS I/O (P01 to P05, port 1 to port 5, P64 to P67, port 7, port 12, port 13):	62
• N-ch open-drain I/O (P60 to P63):	4
Total:	68

Table 5-1. Port Functions

Port Name	Pin Name	Function
Port 0	P00, P07	Input only
	P01 to P05	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 1	P10 to P17	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 2	P20 to P27	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 3	P30 to P37	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 4	P40 to P47	I/O port. Input/output can be specified in 8-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software. The test flag (KRIF) is set to 1 by falling edge detection.
Port 5	P50 to P57	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software. LEDs can be driven directly.
Port 6	P60 to P63	N-ch open-drain I/O port. Input/output can be specified in 1-bit units. On-chip pull-up resistor can be used by mask option. LEDs can be driven directly.
	P64 to P67	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 7	P70 to P72	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 12	P120 to P127	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.
Port 13	P130, P131	I/O port. Input/output can be specified in 1-bit units. When used as an input port, an on-chip pull-up resistor can be specified by means of software.


**5.2 Clock Generator**

Two types of generators, a main system clock generator and a subsystem clock generator, are available.

The minimum instruction execution time can be changed.

- 0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs/12.8 μs (@5.0 MHz operation with main system clock)
- 122 μs (@32.768 kHz operation with subsystem clock)

**Figure 5-1. Clock Generator Block Diagram**



**5.3 Timer/Event Counter**

Five timer/event counter channels are incorporated.

- 16-bit timer/event counter: 1 channel
- 8-bit timer/event counter: 2 channels
- Watch timer: 1 channel
- Watchdog timer: 1 channel

**Table 5-2. Operations of Timer/Event Counter**

		16-Bit Timer/ Event Counter	8-Bit Timer/ Event Counter	Watch Timer	Watchdog Timer
Operation mode	Interval timer	1 channel	2 channels	1 channel	1 channel
	External event counter	1 channel	2 channels	–	–
Function	Timer output	1 output	2 outputs	–	–
	PWM output	1 output	–	–	–
	Pulse width measurement	1 input	–	–	–
	Square wave output	1 output	2 outputs	–	–
	One-shot pulse output	1 output	–	–	–
	Interrupt request	2	2	2	1

Figure 5-2. Block Diagram of 16-Bit Timer/Event Counter




Figure 5-3. Block Diagram of 8-Bit Timer/Event Counter




Figure 5-4. Block Diagram of Watch Timer





Figure 5-5. Block Diagram of Watchdog Timer




### 5.4 Clock Output Control Circuit

Clocks with the following frequencies can be output as the clock output.

- 19.5 kHz/39.1 kHz/78.1 kHz/156 kHz/313 kHz/625 kHz/1.25 MHz/2.5 MHz/5.0 MHz (@5.0 MHz operation with main system clock)
- 32.768 kHz (@32.768 kHz operation with subsystem clock)

Figure 5-6. Block Diagram of Clock Output Control Circuit




### 5.5 Buzzer Output Control Circuit

Clocks with the following frequencies can be output as the buzzer output.

- 1.2 kHz/2.4 kHz/4.9 kHz/9.8 kHz (@5.0 MHz operation with main system clock)

Figure 5-7. Block Diagram of Buzzer Output Control Circuit




5.6 A/D Converter

An A/D converter consisting of eight 8-bit resolution channels is incorporated.

The following two types of the A/D conversion operation start-up methods are available.

- Hardware start
- Software start

Figure 5-8. Block Diagram of A/D Converter






### 5.7 D/A Converter

A D/A converter consisting of two 8-bit resolution channels is incorporated. The conversion method is the R-2R resistor ladder method.

Figure 5-9. Block Diagram of D/A Converter



n = 0, 1  
 m = 4, 5  
 x = 1, 2

### 5.8 Serial Interfaces

Three clocked serial interface channels are incorporated.

- Serial interface channel 0
- Serial interface channel 1
- Serial interface channel 2

Table 5-3. Types and Functions of Serial Interface

Function	Serial Interface Channel 0	Serial Interface Channel 1	Serial Interface Channel 2
3-wire serial I/O mode	√ (MSB/LSB first switching possible)	√ (MSB/LSB first switching possible)	√ (MSB/LSB first switching possible)
3-wire serial I/O mode with automatic transmit/receive function	—	√ (MSB/LSB first switching possible)	—
SBI (serial bus interface) mode	√ (MSB first)	—	—
2-wire serial I/O mode	√ (MSB first)	—	—
Asynchronous serial interface (UART) mode (with time division transfer function)	—	—	√ (On-chip dedicated baud rate generator)

Figure 5-10. Block Diagram of Serial Interface Channel 0





Figure 5-11. Block Diagram of Serial Interface Channel 1





## 6. INTERRUPT FUNCTIONS AND TEST FUNCTIONS

### 6.1 Interrupt Functions

A total of 21 interrupt sources are provided, divided into the following three types.

- Non-maskable: 1
- Maskable: 19
- Software: 1

**Table 6-1. Interrupt Source List (1/2)**

Interrupt Type	Note 1 Default Priority	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type <sup>Note 2</sup>
		Name	Trigger			
Non-maskable	–	INTWDT	Watchdog timer overflow (with watchdog timer mode 1 selected)	Internal	0004H	(A)
Maskable	0	INTWDT	Watchdog timer overflow (with interval timer mode selected)			External
	1	INTP0	Pin input edge detection	(C)		
	2	INTP1				
	3	INTP2				
	4	INTP3				
	5	INTP4				
	6	INTP5				
	7	INTCSI0	End of serial interface channel 0 transfer	Internal	0014H 0016H 0018H 001AH 001CH	(B)
	8	INTCSI1	End of serial interface channel 1 transfer			
	9	INTSER	Occurrence of serial interface channel 2 UART reception error			
	10	INTSR	End of serial interface channel 2 UART reception			
INTCSI2		End of serial interface channel 2 3- wire transfer				
11	INTST	End of serial interface channel 2 UART transmission				

**Notes 1.** Default priority is the priority order when several maskable interrupt requests are generated at the same time. 0 is the highest order and 17 is the lowest order.

**2.** Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1.

**Remark** There are two types of interrupt source for the watchdog timer (INTWDT): Non-maskable interrupts and maskable interrupts (internal). Only one of these interrupts can be selected.


Table 6-1. Interrupt Source List (2/2)

Interrupt Type	Note 1 Default Priority	Interrupt Source		Internal/ External	Vector Table Address	Basic Configuration Type <sup>Note 2</sup>
		Name	Trigger			
Maskable	12	INTTM3	Reference time interval signal from watch timer	Internal	001EH	(B)
	13	INTTM00	Generation of matching signal of 16-bit timer counter and capture/compare register (CR00)		0020H	
	14	INTTM01	Generation of matching signal of 16-bit timer counter and capture/compare register (CR01)		0022H	
	15	INTTM1	Generation of matching signal of 8-bit timer/event counter 1		0024H	
	16	INTTM2	Generation of matching signal of 8-bit timer/event counter 2		0026H	
	17	INTAD	End of conversion by A/D converter		0028H	
Software	–	BRK	Execution of BRK instruction	–	003EH	(E)


- Notes**
1. Default priority is the priority order when several maskable interrupt requests are generated simultaneously. 0 is the highest order and 17 is the lowest order.
  2. Basic configuration types (A) to (E) correspond to (A) to (E) in Figure 6-1.

Figure 6-1. Basic Configuration of Interrupt Function (1/2)

(A) Internal non-maskable interrupt



(B) Internal maskable interrupt



(C) External maskable interrupt (INTP0)






Figure 6-1. Basic Configuration of Interrupt Function (2/2)

(D) External maskable interrupt (except INTP0)



(E) Software interrupt



- IF: Interrupt request flag
- IE: Interrupt enable flag
- ISP: In-service priority flag
- MK: Interrupt mask flag
- PR: Priority specification flag


6.2 Test Functions

Table 6-2 shows the two test functions available.

Table 6-2. Test Input Source List

Test Input Source		Internal/External
Name	Trigger	
INTWT	Watch timer overflow	Internal
INTPT4	Port 4 falling edge detection	External

Figure 6-2. Basic Configuration of Test Function



IF: Test input flag  
 MK: Test mask flag



## 7. EXTERNAL DEVICE EXPANSION FUNCTION

The external device expansion function connects external devices to areas other than the internal ROM, RAM, and SFR areas.


Ports 4 to 6 are used for external device connection.

## 8. STANDBY FUNCTION

The following two standby functions are available for further reduction of system current consumption.

- HALT mode: In this mode, the CPU operating clock is stopped. The average current consumption can be reduced by intermittent operation by combining this mode with the normal operation mode.
- STOP mode: In this mode, oscillation of the main system clock is stopped. All the operations performed on the main system clock are suspended, and only the subsystem clock is used, resulting in extremely small power consumption.

Figure 8-1. Standby Function



**Note** The current consumption can be reduced by stopping the main system clock. When the CPU is operating on the subsystem clock, set the MCC (bit 7 of the processor clock control register (PCC)) to stop the main system clock. The STOP instruction cannot be used.

**Caution** When the main system clock is stopped and the device is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

**Remark** CSS: Bit 4 of the processor clock control register (PCC).

## 9. RESET FUNCTION

The following two reset methods are available.

- External reset by  $\overline{\text{RESET}}$  signal input
- Internal reset by watchdog timer runaway time detection

10. INSTRUCTION SET

(1) 8-bit instructions

MOV, XCH, ADD ADDC, SUB, SUBC, AND, OR, XOR, CMP, MULU, DIVUW, INC, DEC, ROR, ROL, RORC, ROLC, ROR4, ROL4, PUSH, POP, DBNZ

2nd Operand 1st Operand	#byte	A	r <sup>Note</sup>	sfr	saddr	!addr16	PSW	[DE]	[HL]	[HL + Byte] [HL + B] [HL + C]	\$addr16	1	None
A	ADD ADDC SUB SUBC AND OR XOR CMP		MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV	MOV XCH	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP	MOV XCH ADD ADDC SUB SUBC AND OR XOR CMP		ROR ROL RORC ROLC	
r	MOV	MOV ADD ADDC SUB SUBC AND OR XOR CMP											INC DEC
B, C											DBNZ		
sfr	MOV	MOV											
saddr	MOV ADD ADDC SUB SUBC AND OR XOR CMP	MOV									DBNZ		INC DEC
!addr16		MOV											
PSW	MOV	MOV											PUSH POP
[DE]													
[HL]		MOV											ROR4 ROL4
[HL + Byte] [HL + B] [HL + C]		MOV											
X													MULU
C													DIVUW

Note Except r = A

**(2) 16-bit instructions**

MOV, XCHW, ADDW, SUBW, CMPW, PUSH, POP, INCW, DECW

2nd Operand 1st Operand	#word	AX	rp <sup>Note</sup>	sfrp	saddrp	!addr16	SP	None
AX	ADDW SUBW CMPW		MOVW XCHW	MOVW	MOVW	MOVW	MOVW	
rp	MOVW	MOVW <sup>Note</sup>						INCW DECW PUSH POP
sfrp	MOVW	MOVW						
saddrp	MOVW	MOVW						
!addr16		MOVW						
SP	MOVW	MOVW						

**Note** Only when rp = BC, DE, HL

**(3) Bit manipulation instructions**

MOV1, AND1, OR1, XOR1, SET1, CLR1, NOT1, BT, BF, BTCLR

2nd Operand 1st Operand	A.bit	sfr.bit	saddr.bit	PSW.bit	[HL].bit	CY	\$addr16	None
A.bit						MOV1	BT BF BTCLR	SET1 CLR1
sfr.bit						MOV1	BT BF BTCLR	SET1 CLR1
saddr.bit						MOV1	BT BF BTCLR	SET1 CLR1
PSW.bit						MOV1	BT BF BTCLR	SET1 CLR1
[HL].bit						MOV1	BT BF BTCLR	SET1 CLR1
CY	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1	MOV1 AND1 OR1 XOR1			SET1 CLR1 NOT1

**(4) Call instructions/branch instructions**

CALL, CALLF, CALLT, BR, BC, BNC, BZ, BNZ, BT, BF, BTCLR, DBNZ

2nd Operand 1st Operand	AX	!addr16	!addr11	[addr5]	\$addr16
Basic instruction	BR	CALL BR	CALLF	CALLT	BR, BC, BNC BZ, BNZ
Compound instruction					BT, BF BTCLR DBNZ

**(5) Other instructions**

ADJBA, ADJBS, BRK, RET, RETI, RETB, SEL, NOP, EI, DI, HALT, STOP

11. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T<sub>A</sub> = 25°C)

Parameter	Symbol	Conditions		Ratings	Unit
★ Supply voltage	V <sub>DD</sub>			-0.3 to +6.5	V
	AV <sub>REF0</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>REF1</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
	AV <sub>SS</sub>			-0.3 to +0.3	V
Input voltage	V <sub>I1</sub>	P00 to P05, P07, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, X1, X2, XT2, RESET		-0.3 to V <sub>DD</sub> + 0.3	V
	V <sub>I2</sub>	P60 to P63	N-ch open drain	-0.3 to +16	V
Output voltage	V <sub>O</sub>			-0.3 to V <sub>DD</sub> + 0.3	V
Analog input voltage	V <sub>AN</sub>	P10 to P17	Analog input pin	AV <sub>SS</sub> - 0.3 to AV <sub>REF0</sub> + 0.3	V
Output current, high	I <sub>OH</sub>	Per pin		-10	mA
		Total for P01 to P05, P30 to P37, P56, P57, P60 to P67, P120 to P127		-15	mA
		Total for P10 to P17, P20 to P27, P40 to P47, P50 to P55, P70 to P72, P130, P131		-15	mA
Output current, low	I <sub>OL</sub> <sup>Note</sup>	Per pin	Peak value	30	mA
			rms value	15	mA
		Total for P50 to P55	Peak value	100	mA
			rms value	70	mA
		Total for P56, P57, P60 to P63	Peak value	100	mA
			rms value	70	mA
		Total for P10 to P17, P20 to P27, P40 to P47, P70 to P72, P130, P131	Peak value	50	mA
			rms value	20	mA
		Total for P01 to P05, P30 to P37, P64 to P67, P120 to P127	Peak value	50	mA
			rms value	20	mA
Operating ambient temperature	T <sub>A</sub>			-40 to +85	°C
Storage temperature	T <sub>stg</sub>			-65 to +150	°C

**Note** The rms value should be calculated as follows: [rms value] = [Peak value] × √Duty

**Caution** Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Main System Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>	V <sub>DD</sub> = Oscillation voltage range	1.0		5.0	MHz
		Oscillation stabilization time <sup>Note 2</sup>	After V <sub>DD</sub> reaches oscillation voltage range MIN.			4	ms
Crystal resonator		Oscillation frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1.0		5.0	MHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 5.5 V			10 30	ms
External clock		X1 input frequency (f <sub>x</sub> ) <sup>Note 1</sup>		1.0		5.0	MHz
		X1 input high-/low-level width (t <sub>xH</sub> , t <sub>xL</sub> )		85		500	ns

- Notes**
1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.
  2. Time required to stabilize oscillation after reset or STOP mode release.

**Cautions** 1. When using the main system clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V<sub>SS1</sub>.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. When the main system clock is stopped and the system is operating on the subsystem clock, wait until the oscillation stabilization time has been secured by the program before switching back to the main system clock.

**Subsystem Clock Oscillator Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)**

Resonator	Recommended Circuit	Parameter	Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32	32.768	35	kHz
		Oscillation stabilization time <sup>Note 2</sup>	V <sub>DD</sub> = 4.5 to 5.5 V		1.2	2	s
External clock		XT1 input frequency (f <sub>XT</sub> ) <sup>Note 1</sup>		32		100	kHz
		XT1 input high-/low-level width (t <sub>XTH</sub> , t <sub>XTL</sub> )		5		15	μs

- Notes**
1. Indicates only oscillator characteristics. Refer to **AC Characteristics** for instruction execution time.
  2. Time required to stabilize oscillation after V<sub>DD</sub> reaches oscillation voltage range MIN.

**Cautions** 1. When using the subsystem clock oscillator, wire as follows in the area enclosed by the broken lines in the above figures to avoid an adverse effect from wiring capacitance.

- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines.
- Do not route the wiring near a signal line through which a high fluctuating current flows.
- Always make the ground point of the oscillator capacitor the same potential as V<sub>SS1</sub>.
- Do not ground the capacitor to a ground pattern through which a high current flows.
- Do not fetch signals from the oscillator.

2. The subsystem clock oscillator is designed as a low-amplitude circuit for reducing current consumption, and is more prone to malfunction due to noise than the main system clock oscillator. Particular care is therefore required with the wiring method when the subsystem clock is used.

**Capacitance (T<sub>A</sub> = 25°C, V<sub>DD</sub> = V<sub>SS</sub> = 0 V)**

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	C <sub>IN</sub>	f = 1 MHz Unmeasured pins returned to 0 V.				15	pF
I/O capacitance	C <sub>IO</sub>	f = 1 MHz Unmeasured pins returned to 0 V.	P01 to P05, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131			15	pF
			P60 to P63			20	pF

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 1.8$  to  $5.5$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Input voltage, high	$V_{IH1}$	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131	$V_{DD} = 2.7$ to $5.5$ V	$0.7V_{DD}$		$V_{DD}$	V
				$0.8V_{DD}$		$V_{DD}$	V
	$V_{IH2}$	P00 to P05, P20, P22, P24 to P27, P33, P34, P70, P72, $\overline{\text{RESET}}$	$V_{DD} = 2.7$ to $5.5$ V	$0.8V_{DD}$		$V_{DD}$	V
				$0.85V_{DD}$		$V_{DD}$	V
	$V_{IH3}$	P60 to P63 (N-ch open drain)	$V_{DD} = 2.7$ to $5.5$ V	$0.7V_{DD}$		15	V
				$0.8V_{DD}$		15	V
	$V_{IH4}$	X1, X2	$V_{DD} = 2.7$ to $5.5$ V	$V_{DD} - 0.5$		$V_{DD}$	V
				$V_{DD} - 0.2$		$V_{DD}$	V
	$V_{IH5}$	XT1/P07, XT2	$4.5$ V $\leq V_{DD} \leq 5.5$ V	$0.8V_{DD}$		$V_{DD}$	V
			$2.7$ V $\leq V_{DD} < 4.5$ V	$0.9V_{DD}$		$V_{DD}$	V
<b>Note</b>			$0.9V_{DD}$		$V_{DD}$	V	
Input voltage, low	$V_{IL1}$	P10 to P17, P21, P23, P30 to P32, P35 to P37, P40 to P47, P50 to P57, P64 to P67, P71, P120 to P127, P130, P131	$V_{DD} = 2.7$ to $5.5$ V	0		$0.3V_{DD}$	V
				0		$0.2V_{DD}$	V
	$V_{IL2}$	P00 to P05, P20, P22, P24 to P27, P33, P34, P70, P72, $\overline{\text{RESET}}$	$V_{DD} = 2.7$ to $5.5$ V	0		$0.2V_{DD}$	V
				0		$0.15V_{DD}$	V
	$V_{IL3}$	P60 to P63	$4.5$ V $\leq V_{DD} \leq 5.5$ V	0		$0.3V_{DD}$	V
			$2.7$ V $\leq V_{DD} < 4.5$ V	0		$0.2V_{DD}$	V
				0		$0.1V_{DD}$	V
	$V_{IL4}$	X1, X2	$V_{DD} = 2.7$ to $5.5$ V	0		0.4	V
				0		0.2	V
	$V_{IL5}$	XT1/P07, XT2	$4.5$ V $\leq V_{DD} \leq 5.5$ V	0		$0.2V_{DD}$	V
$2.7$ V $\leq V_{DD} < 4.5$ V			0		$0.1V_{DD}$	V	
<b>Note</b>			0		$0.1V_{DD}$	V	
Output voltage, high	$V_{OH}$	$V_{DD} = 4.5$ to $5.5$ V, $I_{OH} = -1$ mA	$V_{DD} - 1.0$			V	
		$I_{OH} = -100$ $\mu$ A	$V_{DD} - 0.5$			V	
Output voltage, low	$V_{OL1}$	P50 to P57, P60 to P63	$V_{DD} = 4.5$ to $5.5$ V, $I_{OL} = 15$ mA		0.4	2.0	V
		P01 to P05, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P64 to P67, P70 to P72, P120 to P127, P130, P131	$V_{DD} = 4.5$ to $5.5$ V, $I_{OL} = 1.6$ mA			0.4	V
	$V_{OL2}$	SB0, SB1, $\overline{\text{SCK0}}$	$V_{DD} = 4.5$ to $5.5$ V, open drain, pulled-up ( $R = 1$ k $\Omega$ )			$0.2V_{DD}$	V
	$V_{OL3}$	$I_{OL} = 400$ $\mu$ A				0.5	V

**Note** When P07/XT1 is used as P07, the inverse phase of P07 should be input to XT2 using an inverter.

**Remark** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.

DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current, high	I <sub>LIH1</sub>	V <sub>IN</sub> = V <sub>DD</sub>	P00 to P05, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P72, P120 to P127, P130, P131, $\overline{\text{RESET}}$			3	μA
	I <sub>LIH2</sub>		X1, X2, XT1/P07, XT2			20	μA
	I <sub>LIH3</sub>	V <sub>IN</sub> = 15 V	P60 to P63			80	μA
Input leakage current, low	I <sub>LIL1</sub>	V <sub>IN</sub> = 0 V	P00 to P05, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131, $\overline{\text{RESET}}$			-3	μA
	I <sub>LIL2</sub>		X1, X2, XT1/P07, XT2			-20	μA
	I <sub>LIL3</sub>		P60 to P63			-3 <sup>Note</sup>	μA
Output leakage current, high	I <sub>LOH</sub>	V <sub>OUT</sub> = V <sub>DD</sub>				3	μA
Output leakage current, low	I <sub>LOL</sub>	V <sub>OUT</sub> = 0 V				-3	μA
Mask option pull-up resistor	R <sub>1</sub>	V <sub>IN</sub> = 0 V, P60 to P63		20	40	120	kΩ
Software pull-up resistor	R <sub>2</sub>	V <sub>IN</sub> = 0 V, P01 to P05, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P72, P120 to P127, P130, P131		15	30	90	kΩ

**Note** When pull-up resistors are not connected to P60 to P63 (specified by the mask option), a low-level input leakage current of -200 μA (MAX.) flows only for 1.5 clocks (without wait) after a read instruction has been executed to port 6 (P6) or port mode register 6 (PM6). At times other than this 1.5-clock interval, a -3 μA (MAX.) current flows.

**Remark** Unless, specified otherwise, the characteristics of alternate-function pins are the same as those of port pins.



DC Characteristics (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

★

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Power supply current <sup>Note 5</sup>	I <sub>DD1</sub>	5.0 MHz crystal oscillation operating mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V ±10% <sup>Note 1</sup>		3.5	7.7	mA
			V <sub>DD</sub> = 3.0 V ±10% <sup>Note 2</sup>		0.92	2.2	mA
			V <sub>DD</sub> = 2.0 V ±10% <sup>Note 2</sup>		0.47	1.2	mA
		5.0 MHz crystal oscillation operating mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ±10% <sup>Note 1</sup>		6.1	12.3	mA
			V <sub>DD</sub> = 3.0 V ±10% <sup>Note 2</sup>		1.6	3.5	mA
	I <sub>DD2</sub>	5.0 MHz crystal oscillation HALT mode (f <sub>xx</sub> = 2.5 MHz) <sup>Note 3</sup>	V <sub>DD</sub> = 5.0 V ±10%				
			Peripheral functions operating			5.5	mA
			Peripheral functions not operating		0.97	2.4	mA
			V <sub>DD</sub> = 3.0 V ±10%				
			Peripheral functions operating			2.1	mA
			Peripheral functions not operating		0.38	0.92	mA
		5.0 MHz crystal oscillation HALT mode (f <sub>xx</sub> = 5.0 MHz) <sup>Note 4</sup>	V <sub>DD</sub> = 5.0 V ±10%				
			Peripheral functions operating			7.5	mA
			Peripheral functions not operating		1.2	2.9	mA
			V <sub>DD</sub> = 3.0 V ±10%				
			Peripheral functions operating			3.3	mA
			Peripheral functions not operating		0.48	1.2	mA
	I <sub>DD3</sub>	32.768 kHz crystal oscillation operating mode <sup>Note 6</sup>	V <sub>DD</sub> = 5.0 V ±10%		46	92	μA
			V <sub>DD</sub> = 3.0 V ±10%		25	50	μA
V <sub>DD</sub> = 2.0 V ±10%				12.5	25	μA	
I <sub>DD4</sub>	32.768 kHz crystal oscillation HALT mode <sup>Note 6</sup>	V <sub>DD</sub> = 5.0 V ±10%		22.5	50	μA	
		V <sub>DD</sub> = 3.0 V ±10%		3.2	13.2	μA	
		V <sub>DD</sub> = 2.0 V ±10%		1.5	11.5	μA	
I <sub>DD5</sub>	XT1 = V <sub>DD</sub> STOP mode When feedback resistor is used	V <sub>DD</sub> = 5.0 V ±10%		1.0	30	μA	
		V <sub>DD</sub> = 3.0 V ±10%		0.5	10	μA	
		V <sub>DD</sub> = 2.0 V ±10%		0.3	10	μA	
I <sub>DD6</sub>	XT1 = V <sub>DD</sub> STOP mode When feedback resistor is not used	V <sub>DD</sub> = 5.0 V ±10%		0.1	30	μA	
		V <sub>DD</sub> = 3.0 V ±10%		0.05	10	μA	
		V <sub>DD</sub> = 2.0 V ±10%		0.05	10	μA	

- Notes**
1. High-speed mode operation (when the processor clock control register (PCC) is set to 00H).
  2. Low-speed mode operation (when PCC is set to 04H).
  3. Operation with main system clock  $f_{xx} = f_x/2$  (when the oscillation mode select register (OSMS) is set to 00H)
  4. Operation with main system clock  $f_{xx} = f_x$  (when OSMS is set to 01H)
  5. Refers to the current flowing to the  $V_{DD}$  and  $AV_{REF}$  pins. The current flowing to the A/D converter, D/A converter, and on-chip pull-up resistor is not included.
  6. When the main system clock operation is stopped.


**AC Characteristics**

**(1) Basic operation ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 1.8$  to  $5.5$  V)**


Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
Cycle time (Min. instruction execution time)	$T_{CY}$	Operating with main system clock ( $f_{xx} = 2.5$ MHz) <sup>Note 1</sup>	$V_{DD} = 2.7$ to $5.5$ V	0.8		64	$\mu\text{s}$
				2.0		64	$\mu\text{s}$
		Operating with main system clock ( $f_{xx} = 5.0$ MHz) <sup>Note 2</sup>	$3.5$ V $\leq V_{DD} \leq 5.5$ V	0.4		32	$\mu\text{s}$
			$2.7$ V $\leq V_{DD} < 3.5$ V	0.8		32	$\mu\text{s}$
		Operating with subsystem clock	40 <sup>Note 3</sup>	122	125	$\mu\text{s}$	
TI00 input high-/low-level width	$t_{TIH00}$	$3.5$ V $\leq V_{DD} \leq 5.5$ V	$2/f_{sam} + 0.1$ <sup>Note 4</sup>			$\mu\text{s}$	
	$t_{TIL00}$	$2.7$ V $\leq V_{DD} < 3.5$ V	$2/f_{sam} + 0.2$ <sup>Note 4</sup>			$\mu\text{s}$	
			$2/f_{sam} + 0.5$ <sup>Note 4</sup>			$\mu\text{s}$	
TI01 input high-/low-level width	$t_{TIH01}$	$V_{DD} = 2.7$ to $5.5$ V	10			$\mu\text{s}$	
	$t_{TIL01}$		20			$\mu\text{s}$	
TI1, TI2 input frequency	$f_{TI1}$	$V_{DD} = 4.5$ to $5.5$ V	0		4	MHz	
			0		275	kHz	
TI1, TI2 input high-/low-level width	$t_{TIH1}$	$V_{DD} = 4.5$ to $5.5$ V	100			ns	
	$t_{TIL1}$		1.8			$\mu\text{s}$	
Interrupt request input high-/low-level width	$t_{INTH}$	INTP0	$3.5$ V $\leq V_{DD} \leq 5.5$ V	$2/f_{sam} + 0.1$ <sup>Note 4</sup>		$\mu\text{s}$	
			$2.7$ V $\leq V_{DD} < 3.5$ V	$2/f_{sam} + 0.2$ <sup>Note 4</sup>		$\mu\text{s}$	
				$2/f_{sam} + 0.5$ <sup>Note 4</sup>		$\mu\text{s}$	
	$t_{INTL}$	INTP1 to INTP5, P40 to P47	$V_{DD} = 2.7$ to $5.5$ V	10		$\mu\text{s}$	
				20		$\mu\text{s}$	
RESET low-level width	$t_{RSL}$	$V_{DD} = 2.7$ to $5.5$ V	10			$\mu\text{s}$	
			20			$\mu\text{s}$	

- Notes**
1. Operation with main system clock  $f_{xx} = f_x/2$  (when the oscillation mode select register (OSMS) is set to 00H)
  2. Operation with main system clock  $f_{xx} = f_x$  (when OSMS is set to 01H)
  3. Value when external clock is used. When a crystal resonator is used, it is 114  $\mu\text{s}$  (MIN.)
  4. Selection of  $f_{sam} = f_{xx}/2^N$ ,  $f_{xx}/32$ ,  $f_{xx}/64$ , and  $f_{xx}/128$  is possible with bits 0 and 1 (SCS0, SCS1) of the sampling clock select register (SCS) (when  $N = 0$  to 4).

$T_{CY}$  vs.  $V_{DD}$  (@ $f_{XX} = f_X/2$  main system clock operation)



$T_{CY}$  vs.  $V_{DD}$  (@ $f_{XX} = f_X$  main system clock operation)



(2) Read/write operation

(a) When MCS = 1, PCC2 to PCC0 = 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 3.5 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		0.85t <sub>cy</sub> - 50		ns
Address setup time	t <sub>ADS</sub>		0.85t <sub>cy</sub> - 50		ns
Address hold time	t <sub>ADH</sub>		50		ns
Data input time from address	t <sub>ADD1</sub>			(2.85 + 2n)t <sub>cy</sub> - 80	ns
	t <sub>ADD2</sub>			(4 + 2n)t <sub>cy</sub> - 100	ns
Data input time from $\overline{RD}\downarrow$	t <sub>RDD1</sub>			(2 + 2n)t <sub>cy</sub> - 100	ns
	t <sub>RDD2</sub>			(2.85 + 2n)t <sub>cy</sub> - 100	ns
Read data hold time	t <sub>RDH</sub>		0		ns
$\overline{RD}$ low-level width	t <sub>RDL1</sub>		(2 + 2n)t <sub>cy</sub> - 60		ns
	t <sub>RDL2</sub>		(2.85 + 2n)t <sub>cy</sub> - 60		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t <sub>RDWT1</sub>			0.85t <sub>cy</sub> - 50	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> - 60	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t <sub>WRWT</sub>			2t <sub>cy</sub> - 60	ns
$\overline{WAIT}$ low-level width	t <sub>WTL</sub>		(1.15 + 2n)t <sub>cy</sub>	(2 + 2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.85 + 2n)t <sub>cy</sub> - 100		ns
Write data hold time	t <sub>WDH</sub>		20		ns
$\overline{WR}$ low-level width	t <sub>WRL</sub>		(2.85 + 2n)t <sub>cy</sub> - 60		ns
$\overline{RD}\downarrow$ delay time from ASTB $\downarrow$	t <sub>ASTRD</sub>		25		ns
$\overline{WR}\downarrow$ delay time from ASTB $\downarrow$	t <sub>ASTWR</sub>		0.85t <sub>cy</sub> + 20		ns
ASTB $\uparrow$ delay time from $\overline{RD}\uparrow$ at external fetch	t <sub>RDAST</sub>		0.85t <sub>cy</sub> - 10	1.15t <sub>cy</sub> + 20	ns
Address hold time from $\overline{RD}\uparrow$ at external fetch	t <sub>RDADH</sub>		0.85t <sub>cy</sub> - 50	1.15t <sub>cy</sub> + 50	ns
Write data output time from $\overline{RD}\uparrow$	t <sub>RDWD</sub>		40		ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>		0	50	ns
Address hold time from $\overline{WR}\uparrow$	t <sub>WRADH</sub>		0.85t <sub>cy</sub>	1.15t <sub>cy</sub> + 40	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTRD</sub>		1.15t <sub>cy</sub> + 40	3.15t <sub>cy</sub> + 40	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTWR</sub>		1.15t <sub>cy</sub> + 30	3.15t <sub>cy</sub> + 30	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode select register (OSMS)
  2. PCC2 to PCC0: Bits 2 to 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(b) When MCS = 0 or PCC2 to PCC0 ≠ 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 2.7 to 5.5 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		t <sub>cy</sub> - 80		ns
Address setup time	t <sub>ADS</sub>		t <sub>cy</sub> - 80		ns
Address hold time	t <sub>ADH</sub>		0.4t <sub>cy</sub> - 10		ns
Data input time from address	t <sub>ADD1</sub>			(3 + 2n)t <sub>cy</sub> - 160	ns
	t <sub>ADD2</sub>			(4 + 2n)t <sub>cy</sub> - 200	ns
Data input time from RD↓	t <sub>RDD1</sub>			(1.4 + 2n)t <sub>cy</sub> - 70	ns
	t <sub>RDD2</sub>			(2.4 + 2n)t <sub>cy</sub> - 70	ns
Read data hold time	t <sub>RDH</sub>		0		ns
RD low-level width	t <sub>RDL1</sub>		(1.4 + 2n)t <sub>cy</sub> - 20		ns
	t <sub>RDL2</sub>		(2.4 + 2n)t <sub>cy</sub> - 20		ns
WAIT↓ input time from RD↓	t <sub>RDWT1</sub>			t <sub>cy</sub> - 100	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> - 100	ns
WAIT↓ input time from WR↓	t <sub>WRWT</sub>			2t <sub>cy</sub> - 100	ns
WAIT low-level width	t <sub>WTL</sub>		(1 + 2n)t <sub>cy</sub>	(2 + 2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.4 + 2n)t <sub>cy</sub> - 60		ns
Write data hold time	t <sub>WDH</sub>		20		ns
WR low-level width	t <sub>WRL</sub>		(2.4 + 2n)t <sub>cy</sub> - 20		ns
RD↓ delay time from ASTB↓	t <sub>ASTRD</sub>		0.4t <sub>cy</sub> - 30		ns
WR↓ delay time from ASTB↓	t <sub>ASTWR</sub>		1.4t <sub>cy</sub> - 30		ns
ASTB↑ delay time from RD↑ at external fetch	t <sub>RDAST</sub>		t <sub>cy</sub> - 10	t <sub>cy</sub> + 20	ns
Address hold time from RD↑ at external fetch	t <sub>RDADH</sub>		t <sub>cy</sub> - 50	t <sub>cy</sub> + 50	ns
Write data output time from RD↑	t <sub>RDWD</sub>		0.4t <sub>cy</sub> - 20		ns
Write data output time from WR↓	t <sub>WRWD</sub>		0	60	ns
Address hold time from WR↑	t <sub>WRADH</sub>		t <sub>cy</sub>	t <sub>cy</sub> + 60	ns
RD↑ delay time from WAIT↑	t <sub>WTRD</sub>		0.6t <sub>cy</sub> + 180	2.6t <sub>cy</sub> + 180	ns
WR↑ delay time from WAIT↑	t <sub>WTWR</sub>		0.6t <sub>cy</sub> + 120	2.6t <sub>cy</sub> + 120	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode select register (OSMS)
  2. PCC2 to PCC0: Bits 2 to 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(c) When MCS = 0 or PCC2 to PCC0 ≠ 000B (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 2.7 V)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASTB high-level width	t <sub>ASTH</sub>		t <sub>cy</sub> - 150		ns
Address setup time	t <sub>ADS</sub>		t <sub>cy</sub> - 150		ns
Address hold time	t <sub>ADH</sub>		0.37t <sub>cy</sub> - 40		ns
Data input time from address	t <sub>ADD1</sub>			(3 + 2n)t <sub>cy</sub> - 320	ns
	t <sub>ADD2</sub>			(4 + 2n)t <sub>cy</sub> - 300	ns
Data input time from $\overline{RD}\downarrow$	t <sub>RDD1</sub>			(1.37 + 2n)t <sub>cy</sub> - 120	ns
	t <sub>RDD2</sub>			(2.37 + 2n)t <sub>cy</sub> - 120	ns
Read data hold time	t <sub>RDH</sub>		0		ns
$\overline{RD}$ low-level width	t <sub>RDL1</sub>		(1.37 + 2n)t <sub>cy</sub> - 20		ns
	t <sub>RDL2</sub>		(2.37 + 2n)t <sub>cy</sub> - 20		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t <sub>RDWT1</sub>			t <sub>cy</sub> - 200	ns
	t <sub>RDWT2</sub>			2t <sub>cy</sub> - 200	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t <sub>WRWT</sub>			2t <sub>cy</sub> - 200	ns
$\overline{WAIT}$ low-level width	t <sub>WTL</sub>		(1 + 2n)t <sub>cy</sub>	(2 + 2n)t <sub>cy</sub>	ns
Write data setup time	t <sub>WDS</sub>		(2.37 + 2n)t <sub>cy</sub> - 100		ns
Write data hold time	t <sub>WDH</sub>		20		ns
$\overline{WR}$ low-level width	t <sub>WRL</sub>		(2.37 + 2n)t <sub>cy</sub> - 20		ns
$\overline{RD}\downarrow$ delay time from ASTB $\downarrow$	t <sub>ASTRD</sub>		0.37t <sub>cy</sub> - 50		ns
$\overline{WR}\downarrow$ delay time from ASTB $\downarrow$	t <sub>ASTWR</sub>		1.37t <sub>cy</sub> - 50		ns
ASTB delay time from $\overline{RD}\uparrow$ at external fetch	t <sub>RDAST</sub>		t <sub>cy</sub> - 10	t <sub>cy</sub> + 20	ns
Address hold time from $\overline{RD}\uparrow$ at external fetch	t <sub>RDADH</sub>		t <sub>cy</sub> - 50	t <sub>cy</sub> + 50	ns
Write data output time from $\overline{RD}\uparrow$	t <sub>RDWD</sub>		0.37t <sub>cy</sub> - 40		ns
Write data output time from $\overline{WR}\downarrow$	t <sub>WRWD</sub>		0	120	ns
Address hold time from $\overline{WR}\uparrow$	t <sub>WRADH</sub>		t <sub>cy</sub>	t <sub>cy</sub> + 120	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTRD</sub>		0.63t <sub>cy</sub> + 350	2.63t <sub>cy</sub> + 350	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t <sub>WTWR</sub>		0.63t <sub>cy</sub> + 240	2.63t <sub>cy</sub> + 240	ns

- Remarks**
1. MCS: Bit 0 of the oscillation mode select register (OSMS)
  2. PCC2 to PCC0: Bits 2 to 0 of the processor clock control register (PCC)
  3. t<sub>cy</sub> = T<sub>cy</sub>/4
  4. n indicates the number of waits.

(3) Serial interface (T<sub>A</sub> = -40 to +85°C, V<sub>DD</sub> = 1.8 to 5.5 V)

(a) Serial interface channel 0

(i) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1,600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3,200			ns
			4,800			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH1</sub> , t <sub>KL1</sub>	V <sub>DD</sub> = 4.5 to 5.5 V	t <sub>KCY1</sub> /2 - 50			ns
			t <sub>KCY1</sub> /2 - 100			ns
SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )	t <sub>SIK1</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	150			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	300			ns
			400			ns
SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )	t <sub>KS11</sub>		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	t <sub>KSO1</sub>	C = 100 pF <sup>Note</sup>			300	ns

**Note** C is the load capacitance of the  $\overline{\text{SCK0}}$  and SO0 output lines.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t <sub>KCY2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	1,600			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	3,200			ns
			4,800			ns
$\overline{\text{SCK0}}$ high-/low-level width	t <sub>KH2</sub> , t <sub>KL2</sub>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	400			ns
		2.7 V ≤ V <sub>DD</sub> < 4.5 V	800			ns
		2.0 V ≤ V <sub>DD</sub> < 2.7 V	1,600			ns
			2,400			ns
SI0 setup time (to $\overline{\text{SCK0}}\uparrow$ )	t <sub>SIK2</sub>	2.0 V ≤ V <sub>DD</sub> ≤ 5.5 V	100			ns
			150			ns
SI0 hold time (from $\overline{\text{SCK0}}\uparrow$ )	t <sub>KS12</sub>		400			ns
SO0 output delay time from $\overline{\text{SCK0}}\downarrow$	t <sub>KSO2</sub>	C = 100 pF <sup>Note</sup> V <sub>DD</sub> = 2.0 to 5.5V			300	ns
					500	ns
$\overline{\text{SCK0}}$ rise/fall time	t <sub>R2</sub> , t <sub>F2</sub>	When using external device expansion function			160	ns
		When not using external device expansion function			1,000	ns

**Note** C is the load capacitance of the SO0 output line.

(iii) SBI mode ( $\overline{\text{SCK0}}$ ... Internal clock output)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY3}}$	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		800			ns
		2.0 V ≤ V <sub>DD</sub> < 4.5 V		3,200			ns
				4,800			ns
$\overline{\text{SCK0}}$ high-/low-level width	$t_{\text{KH3}}, t_{\text{KL3}}$	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		$t_{\text{KCY3}}/2 - 50$			ns
		2.0 V ≤ V <sub>DD</sub> < 4.5 V		$t_{\text{KCY3}}/2 - 150$			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK3}}$	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		100			ns
		2.0 V ≤ V <sub>DD</sub> < 4.5 V		300			ns
				400			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KSI3}}$			$t_{\text{KCY3}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO3}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 4.5 to 5.5 V	0		250	ns
				0		1,000	ns
SB0, SB1 $\downarrow$ from $\overline{\text{SCK0}}\uparrow$	$t_{\text{KSB}}$			$t_{\text{KCY3}}$			ns
$\overline{\text{SCK0}}\downarrow$ from SB0, SB1 $\downarrow$	$t_{\text{SBK}}$			$t_{\text{KCY3}}$			ns
SB0, SB1 high-level width	$t_{\text{SBH}}$			$t_{\text{KCY3}}$			ns
SB0, SB1 low-level width	$t_{\text{SBL}}$			$t_{\text{KCY3}}$			ns

**Note** R and C are the load resistance and load capacitance of the  $\overline{\text{SCK0}}$ , SB0, and SB1 output lines.

(iv) SBI mode ( $\overline{\text{SCK0}}$ ... External clock input)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY4}}$	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		800			ns
		2.0 V ≤ V <sub>DD</sub> < 4.5 V		3,200			ns
				4,800			ns
$\overline{\text{SCK0}}$ high-/low-level width	$t_{\text{KH4}}, t_{\text{KL4}}$	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		400			ns
		2.0 V ≤ V <sub>DD</sub> < 4.5 V		1,600			ns
				2,400			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK4}}$	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V		100			ns
		2.0 V ≤ V <sub>DD</sub> < 4.5 V		300			ns
				400			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KSI4}}$			$t_{\text{KCY4}}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO4}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	V <sub>DD</sub> = 4.5 to 5.5 V	0		300	ns
				0		1,000	ns
SB0, SB1 $\downarrow$ from $\overline{\text{SCK0}}\uparrow$	$t_{\text{KSB}}$			$t_{\text{KCY4}}$			ns
$\overline{\text{SCK0}}\downarrow$ from SB0, SB1 $\downarrow$	$t_{\text{SBK}}$			$t_{\text{KCY4}}$			ns
SB0, SB1 high-level width	$t_{\text{SBH}}$			$t_{\text{KCY4}}$			ns
SB0, SB1 low-level width	$t_{\text{SBL}}$			$t_{\text{KCY4}}$			ns
$\overline{\text{SCK0}}$ rise/fall time	$t_{\text{R4}}, t_{\text{F4}}$	When using external device expansion function				160	ns
		When not using external device expansion function				1,000	ns

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.



(v) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
★ $\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY5}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1,600			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	3,200			ns
				4,800			ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH5}}$		V <sub>DD</sub> = 2.7 to 5.5 V	$t_{\text{KCY5}}/2 - 160$			ns
				$t_{\text{KCY5}}/2 - 190$			ns
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL5}}$		V <sub>DD</sub> = 4.5 to 5.5 V	$t_{\text{KCY5}}/2 - 50$			ns
				$t_{\text{KCY5}}/2 - 100$			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK5}}$		4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	300			ns
			2.7 V ≤ V <sub>DD</sub> < 4.5 V	350			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	400			ns
				500			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KSI5}}$		600			ns	
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO5}}$		0		300	ns	

**Note** R and C are the load resistance and load capacitance of the  $\overline{\text{SCK0}}$ , SB0, and SB1 output lines.

(vi) 2-wire serial I/O mode ( $\overline{\text{SCK0}}$ ... Internal clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit	
$\overline{\text{SCK0}}$ cycle time	$t_{\text{KCY6}}$		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	1,600			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	3,200			ns
				4,800			ns
$\overline{\text{SCK0}}$ high-level width	$t_{\text{KH6}}$		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	650			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	1,300			ns
				2,100			ns
$\overline{\text{SCK0}}$ low-level width	$t_{\text{KL6}}$		2.7 V ≤ V <sub>DD</sub> ≤ 5.5 V	800			ns
			2.0 V ≤ V <sub>DD</sub> < 2.7 V	1,600			ns
				2,400			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{SIK6}}$		V <sub>DD</sub> = 2.0 to 5.5 V	100			ns
				150			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}\uparrow$ )	$t_{\text{KSI6}}$		$t_{\text{KCY6}}/2$			ns	
SB0, SB1 output delay time from $\overline{\text{SCK0}}\downarrow$	$t_{\text{KSO6}}$	R = 1 kΩ, C = 100 pF <sup>Note</sup>	4.5 V ≤ V <sub>DD</sub> ≤ 5.5 V	0		300	ns
			2.0 V ≤ V <sub>DD</sub> < 4.5 V	0		500	ns
				0		800	ns
$\overline{\text{SCK0}}$ rise/fall time	$t_{\text{R6}}, t_{\text{F6}}$	When using external device expansion function			160	ns	
		When not using external device expansion function			1,000	ns	

**Note** R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

(b) Serial interface channel 1

(i) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$ ...Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3,200			ns
			4,800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH7}}, t_{\text{KL7}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY7}}/2 - 50$			ns
			$t_{\text{KCY7}}/2 - 100$			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK7}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI7}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO7}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the load capacitance of the  $\overline{\text{SCK1}}$  and SO1 output lines.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK1}}$ ...External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3,200			ns
			4,800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH8}}, t_{\text{KL8}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1,600			ns
			2,400			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK8}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KIS8}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO8}}$	$C = 100 \text{ pF}^{\text{Note}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns
					500	ns
$\overline{\text{SCK1}}$ rise/fall time	$t_{\text{r8}}, t_{\text{f8}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1,000	ns

**Note** C is the load capacitance of the SO1 output line.

(iii) 3-wire serial I/O mode with automatic transmit/receive function ( $\overline{\text{SCK1}}$ ...Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3,200			ns
			4,800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH9}}, t_{\text{KL9}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY9}}/2 - 50$			ns
			$t_{\text{KCY9}}/2 - 100$			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK9}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI9}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO9}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns
STB $\uparrow$ from $\overline{\text{SCK1}}\uparrow$	$t_{\text{SBD}}$		$t_{\text{KCY9}}/2 - 100$		$t_{\text{KCY9}}/2 + 100$	ns
Strobe signal high-level width	$t_{\text{SBW}}$	$2.7 \text{ V} \leq V_{\text{DD}} < 5.5 \text{ V}$	$t_{\text{KCY9}} - 30$		$t_{\text{KCY9}} + 30$	ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	$t_{\text{KCY9}} - 60$		$t_{\text{KCY9}} + 60$	ns
			$t_{\text{KCY9}} - 90$		$t_{\text{KCY9}} + 90$	ns
Busy signal setup time (to busy signal detection timing)	$t_{\text{BYS}}$		100			ns
Busy signal hold time (from busy signal detection timing)	$t_{\text{BYH}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	200			ns
			300			ns
$\overline{\text{SCK1}}\downarrow$ from busy inactive	$t_{\text{SPS}}$				$2t_{\text{KCY9}}$	ns

**Note** C is the load capacitance of the  $\overline{\text{SCK1}}$  and SO1 output lines.

(iv) 3-wire serial I/O mode with automatic transmit/receive function ( $\overline{\text{SCK1}}$ ...External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK1}}$ cycle time	$t_{\text{KCY10}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3,200			ns
			4,800			ns
$\overline{\text{SCK1}}$ high-/low-level width	$t_{\text{KH10}},$ $t_{\text{KL10}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1,600			ns
			2,400			ns
SI1 setup time (to $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{SIK10}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI1 hold time (from $\overline{\text{SCK1}}\uparrow$ )	$t_{\text{KSI10}}$		400			ns
SO1 output delay time from $\overline{\text{SCK1}}\downarrow$	$t_{\text{KSO10}}$	C = 100 pF <sup>Note</sup>	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns
					500	ns
$\overline{\text{SCK1}}$ rise/fall time	$t_{\text{R10}}, t_{\text{F10}}$	When using external device expansion function			160	ns
		When not using external device expansion function			1,000	ns

**Note** C is the load capacitance of the SO1 output line.

(c) Serial interface channel 2

(i) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$ ...Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	$t_{\text{KCY11}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3,200			ns
			4,800			ns
$\overline{\text{SCK2}}$ high-/low-level width	$t_{\text{KH11}},$ $t_{\text{KL11}}$	$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$	$t_{\text{KCY11}}/2 - 50$			ns
			$t_{\text{KCY11}}/2 - 100$			ns
SI2 setup time (to $\overline{\text{SCK2}}\uparrow$ )	$t_{\text{SIK11}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	100			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	150			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	300			ns
			400			ns
SI2 hold time (from $\overline{\text{SCK2}}\uparrow$ )	$t_{\text{KSI11}}$		400			ns
SO2 output delay time from $\overline{\text{SCK2}}\downarrow$	$t_{\text{KSO11}}$	$C = 100 \text{ pF}^{\text{Note}}$			300	ns

**Note** C is the load capacitance of the SO2 output line.

(ii) 3-wire serial I/O mode ( $\overline{\text{SCK2}}$ ...External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK2}}$ cycle time	$t_{\text{KCY12}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	800			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	1,600			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	3,200			ns
			4,800			ns
$\overline{\text{SCK2}}$ high-/low-level width	$t_{\text{KH12}},$ $t_{\text{KL12}}$	$4.5 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$	400			ns
		$2.7 \text{ V} \leq V_{\text{DD}} < 4.5 \text{ V}$	800			ns
		$2.0 \text{ V} \leq V_{\text{DD}} < 2.7 \text{ V}$	1,600			ns
			2,400			ns
SI2 setup time (to $\overline{\text{SCK2}}\uparrow$ )	$t_{\text{SIK12}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$	100			ns
			150			ns
SI2 hold time (from $\overline{\text{SCK2}}\uparrow$ )	$t_{\text{KSI12}}$		400			ns
SO2 output delay time from $\overline{\text{SCK2}}\downarrow$	$t_{\text{KSO12}}$	$C = 100 \text{ pF}^{\text{Note}}$	$V_{\text{DD}} = 2.0 \text{ to } 5.5 \text{ V}$		300	ns
					500	ns
$\overline{\text{SCK2}}$ rise/fall time	$t_{\text{R12}},$ $t_{\text{F12}}$	Other than below			160	ns
		$V_{\text{DD}} = 4.5 \text{ to } 5.5 \text{ V}$ When not using external device expansion function			1	μs

**Note** C is the load capacitance of the SO2 output line.


(iii) UART mode (Dedicated baud rate generator output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			78,125	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			39,063	bps
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			19,531	bps
					9,766	bps



(iv) UART mode (External clock input)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
ASCK cycle time	$t_{KCY13}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	800			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	1,600			ns
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	3,200			ns
			4,800			ns
ASCK high-/low-level width	$t_{KH13}, t_{KL13}$	$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	400			ns
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$	800			ns
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$	1,600			ns
			2,400			ns
Transfer rate		$4.5\text{ V} \leq V_{DD} \leq 5.5\text{ V}$			39,063	bps
		$2.7\text{ V} \leq V_{DD} < 4.5\text{ V}$			19,531	bps
		$2.0\text{ V} \leq V_{DD} < 2.7\text{ V}$			9,766	bps
					6,510	bps
ASCK rise/fall time	$t_{R13}, t_{F13}$	$V_{DD} = 4.5\text{ to }5.5\text{ V}$ , when not using external device expansion function.			1,000	ns
					160	ns



AC Timing Measurement Points (Excluding X1, XT1 Inputs)



Clock Timing




TI Timing








External data access (no wait):




External data access (wait insertion):




Serial Transfer Timing


3-wire serial I/O mode:




SBI mode (bus release signal transfer):




SBI mode (command signal transfer):




2-wire serial I/O mode:



3-wire serial I/O mode with automatic transmit/receive function:




3-wire serial I/O mode with automatic transmit/receive function (busy processing):



**Note** The signal is not actually driven low here; it is shown as such to indicate the timing.

UART mode (external clock input):



A/D Converter Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 1.8$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
★ Overall error <sup>Note 1</sup>		$1.8 \text{ V} \leq AV_{REF0} < 2.7 \text{ V}$			1.4	%
		$2.7 \text{ V} \leq AV_{REF0} \leq 5.5 \text{ V}$			0.6	%
★ Conversion time	$T_{CONV1}$	$1.8 \text{ V} \leq AV_{REF0} < 2.7 \text{ V}$	40		100	$\mu\text{s}$
	$T_{CONV2}$	$2.7 \text{ V} \leq AV_{REF0} \leq 5.5 \text{ V}$	16		100	$\mu\text{s}$
Analog input voltage	$V_{IAN}$		$AV_{SS}$		$AV_{REF0}$	V
★ Reference voltage	$AV_{REF0}$		1.8		$V_{DD}$	V
$AV_{REF0}$ current	$I_{REF0}$	When A/D converter is operating <sup>Note 2</sup>		500	1,500	$\mu\text{A}$
		When A/D converter is not operating <sup>Note 3</sup>		0	3	$\mu\text{A}$

- Notes**
1. Excludes quantization error ( $\pm 1/2$  LSB). This value is indicated as a ratio to the full-scale value.
  2. The current flowing to the  $AV_{REF0}$  pin when bit 7 (CS) of the A/D converter mode register (ADM) is 1.
  3. The current flowing to the  $AV_{REF0}$  pin when bit 7 (CS) of the A/D converter mode register (ADM) is 0.

D/A Converter Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = 1.8$  to  $5.5$  V,  $AV_{SS} = V_{SS} = 0$  V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution					8	bit
Overall error		$R = 2 \text{ M}\Omega$ <sup>Note 1</sup>			1.2	%
		$R = 4 \text{ M}\Omega$ <sup>Note 1</sup>			0.8	%
		$R = 10 \text{ M}\Omega$ <sup>Note 1</sup>			0.6	%
★ Settling time		$C = 30 \text{ pF}$ <sup>Note 1</sup>			10	$\mu\text{s}$
		$AV_{REF1} = 1.8$ to $2.7 \text{ V}$			15	$\mu\text{s}$
Output resistance	$R_O$	<b>Note 2</b>		8		$\text{k}\Omega$
★ Analog reference voltage	$AV_{REF1}$		1.8		$V_{DD}$	V
$AV_{REF1}$ current	$I_{REF1}$	<b>Note 2</b>			2.5	mA
Resistance between $AV_{REF1}$ and $AV_{SS}$	$R_{AIREF1}$	$DACS0, DACS1 = 55\text{H}$ <sup>Note 2</sup>	4	8		$\text{k}\Omega$

- Notes**
1. R and C are the D/A converter output pin load resistance and load capacitance, respectively.
  2. Value for one D/A converter channel

**Remark** DACS0 and DACS1: D/A conversion value setting registers 0, 1


Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T<sub>A</sub> = -40 to +85°C)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V <sub>DDDR</sub>		1.8		5.5	V
Data retention power supply current	I <sub>DDDR</sub>	V <sub>DDDR</sub> = 1.8 V Subsystem clock stop and feed-back resistor disconnected		0.1	10	μA
Release signal set time	t <sub>SREL</sub>		0			μs
Oscillation stabilization wait time	t <sub>WAIT</sub>	Release by $\overline{\text{RESET}}$		2 <sup>17</sup> /f <sub>x</sub>		ms
		Release by interrupt request		Note		ms


**Note** Selection of 2<sup>12</sup>/f<sub>xx</sub> and 2<sup>14</sup>/f<sub>xx</sub> to 2<sup>17</sup>/f<sub>xx</sub> is possible with bits 0 to 2 (OSTS0 to OSTS2) of the oscillation stabilization time select register (OSTS).

**Remark** f<sub>xx</sub>: Main system clock frequency (f<sub>x</sub> or f<sub>x</sub>/2)  
f<sub>x</sub>: Main system clock oscillation frequency


Data Retention Timing (STOP Mode Release by  $\overline{\text{RESET}}$ )




Data Retention Timing (Standby Release Signal: STOP Mode Release by Interrupt Request Signal)



Interrupt Request Input Timing





$\overline{\text{RESET}}$  Input Timing



★ 12. CHARACTERISTICS CURVES (REFERENCE VALUES)

$V_{DD}$  vs.  $I_{DD}$  ( $f_X = 5.0$  MHz,  $f_{XX} = 2.5$  MHz)








13. PACKAGE DRAWINGS

80-PIN PLASTIC QFP (14x14)




**NOTE**  
 Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	17.20±0.20
B	14.00±0.20
C	14.00±0.20
D	17.20±0.20
F	0.825
G	0.825
H	0.32±0.06
I	0.13
J	0.65 (T.P.)
K	1.60±0.20
L	0.80±0.20
M	0.17 <sup>+0.03</sup> <sub>-0.07</sub>
N	0.10
P	1.40±0.10
Q	0.125±0.075
R	3° <sup>+7°</sup> <sub>-3°</sub>
S	1.70 MAX.

P80GC-65-8BT-1

80 PIN PLASTIC TQFP (FINE PITCH) (12x12)




**NOTE**  
 Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	14.00±0.20
B	12.00±0.20
C	12.00±0.20
D	14.00±0.20
F	1.25
G	1.25
H	0.22 <sup>+0.05</sup> <sub>-0.04</sub>
I	0.10
J	0.50 (T.P.)
K	1.00±0.20
L	0.50±0.20
M	0.145 <sup>+0.055</sup> <sub>-0.045</sub>
N	0.10
P	1.05±0.07
Q	0.10±0.05
R	5°±5°
S	1.27 MAX.

P80GK-50-BE9-6

★ 80-PIN PLASTIC TQFP (FINE PITCH) (12x12)



**NOTE**

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	14.0±0.2
B	12.0±0.2
C	12.0±0.2
D	14.0±0.2
F	1.25
G	1.25
H	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5
M	0.145±0.05
N	0.08
P	1.0
Q	0.1±0.05
R	3°+4° -3°
S	1.1±0.1
T	0.25
U	0.6±0.15

P80GK-50-9EU-1

★ 14. RECOMMENDED SOLDERING CONDITIONS

The μPD780053, 780054, 780055, 780056, and 780058 should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

**Table 14-1. Surface Mounting Type Soldering Conditions (1/3)**

μPD780053GC-xxx-8BT: 80-pin plastic QFP (14 × 14 mm)

μPD780054GC-xxx-8BT: 80-pin plastic QFP (14 × 14 mm)

μPD780055GC-xxx-8BT: 80-pin plastic QFP (14 × 14 mm)

μPD780056GC-xxx-8BT: 80-pin plastic QFP (14 × 14 mm)

μPD780058GC-xxx-8BT: 80-pin plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less	IR35-00-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less	VP15-00-2
Wave soldering	Soldering bath temperature: 260°C max., Time: 10 seconds max., Count: Once, Preheating temperature: 120°C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

**Caution Do not use different soldering methods together (except for partial heating).**

**Table 14-1. Surface Mounting Type Soldering Conditions (2/3)**

μPD780053GK-xxx-BE9: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.05 mm)  
 μPD780054GK-xxx-BE9: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.05 mm)  
 μPD780055GK-xxx-BE9: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.05 mm)  
 μPD780056GK-xxx-BE9: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.05 mm)  
 μPD780058GK-xxx-BE9: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.05 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 7 days <sup>Note</sup> (after 7 days, prebake at 125°C for 10 hours)	IR35-107-2
VPS	Package peak temperature: 215°C, Time: 40 seconds max. (at 200°C or higher), Count: Twice or less, Exposure limit: 7 days <sup>Note</sup> (after 7 days, prebake at 125°C for 10 hours)	VP15-107-2
Wave soldering	—	—
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

**Caution** Do not use different soldering methods together (except for partial heating).

**Table 14-1. Surface Mounting Type Soldering Conditions (3/3)**

μPD780053GK-xxx-9EU: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.0 mm)  
 μPD780054GK-xxx-9EU: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.0 mm)  
 μPD780055GK-xxx-9EU: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.0 mm)  
 μPD780056GK-xxx-9EU: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.0 mm)  
 μPD780058GK-xxx-9EU: 80-pin plastic TQFP (12 × 12 mm, resin thickness 1.0 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Undefined	Undefined
VPS	Undefined	Undefined
Wave soldering	Undefined	Undefined
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

**APPENDIX A. DEVELOPMENT TOOLS**

The following development tools are available for system development using the μPD780058 Subseries. Also, refer to **(5) Cautions on using development tools.**

**(1) Language processing software**

RA78K0	Assembler package common to the 78K/0 Series
CC78K0	C compiler package common to the 78K/0 Series
DF780058	Device file for the μPD780058 Subseries
CC78K0-L	C compiler library source file common to the 78K/0 Series

**(2) Flash memory writing tools**

Flashpro III (Part number: FL-PR3, PG-FL3)	Dedicated flash programmer for microcontrollers incorporating flash memory
FA-80GC-8BT FA-80GK FA-80GK-9EU	Adapter for flash memory writing

**(3) Debugging tools**

- **When using the IE-78K0-NS in-circuit emulator**

IE-78K0-NS	In-circuit emulator common to the 78K/0 Series
IE-70000-MC-PS-B	Power supply unit for IE-78K0-NS
IE-78K0-NS-PA <sup>Note</sup>	Performance board to enhance and expand the functions of the IE-78K0-NS
IE-70000-98-IF-C	Adapter used when a PC-9800 series PC (except notebook types) is used as the host machine (C bus supported)
IE-70000-CD-IF-A	PC card and interface cable used when a PC-9800 series notebook-types PC is used as the host machine (PCMCIA socket supported)
IE-70000-PC-IF-C	Adapter necessary when an IBM PC/AT™-compatible is used as the host machine (ISA bus supported)
IE-70000-PCI-IF	Interface adapter necessary when using a PC with PCI bus as the host machine
IE-780308-NS-EM1	Emulation board common to the μPD780308 Subseries
NP-80GC	Emulation probe for 80-pin plastic QFP (GC-8BT type)
NP-80GK	Emulation probe for 80-pin plastic TQFP (GK-BE9, GK-9EU type)
TGK-080SDW	Conversion adapter to connect the NP-80GK and a target system board on which 80-pin plastic TQFP (GK-BE9, GK-9EU type) can be mounted
EV-9200GC-80	Socket to be mounted on a target system board made for 80-pin plastic QFP (GC-8BT type).
ID78K0-NS	Integrated debugger for IE-78K0-NS
SM78K0	System simulator common to the 78K/0 Series
DF780058	Device file for the μPD780058 Subseries

**Note** Under development

- When using the IE-78001-R-A in-circuit emulator

IE-78001-R-A	In-circuit emulator common to the 78K/0 Series
IE-70000-98-IF-C	Adapter used when PC-9800 series PC (except notebook type) is used as host machine (C bus supported)
IE-70000-PC-IF-C	Interface adapter when using IBM PC/AT-compatible as the host machine (ISA bus supported)
IE-78000-R-SV3	Interface adapter and cable used when EWS is used as the host machine
IE-780308-NS-EM1 IE-780308-R-EM	Emulation board common to the μPD780308 Subseries
IE-78K0-R-EX1	Emulation probe conversion board necessary when using the IE-780308-NS-EM1 on the IE-78001-R-A.
EP-78230GC-R	Emulation probe for 80-pin plastic QFP (GC-8BT type)
EP-78054GK-R	Emulation probe for 80-pin plastic TQFP (GK-BE9, GK-9EU type)
TGK-080SDW	Conversion adapter to connect the EP-78054GK-R and a target system on which an 80-pin plastic TQFP (GK-BE9, GK-9EU type) can be mounted
EV-9200GC-80	Socket to be mounted on a target system board made for 80-pin plastic QFP (GC-8BT type)
ID78K0	Integrated debugger for IE-78001-R-A
SM78K0	78K/0 Series common system simulator
DF780058	Device file for the μPD780058 Subseries

**(4) Real-time OS**

RX78K/0	Real-time OS for the 78K/0 Series
MX78K0	OS for the 78K/0 Series

**(5) Cautions on using development tools**

- The ID78K0-NS, ID78K0, and SM78K0 are used in combination with the DF780058.
- The CC78K0 and RX78K/0 are used in combination with the RA78K0 and DF780058.
- The FL-PR3, FA-80GC-8BT, FA-80GK, FA80GK-9EU, NP-80GC, and NP-80GK are products of Naito Densetsu Machida Mfg. Co., Ltd. (TEL: +81-44-822-3813). Contact an NEC distributor regarding the purchase of these products.
- TGK-080SDW is a product made by Tokyo Eletech Corp.  
For further information, contact Daimaru Kogyo, Ltd.  
Tokyo Electronics Department (TEL: +81-3-3820-7112)  
Osaka Electronics Department (TEL: +81-6-6244-6672)
- For third-party development tools, see the **Single-Chip Microcontroller Development Tool Selection Guide (U11069E)**
- The host machine and OS suitable for each software are as follows:

Host Machine [OS] Software	PC	EWS
	PC-9800 Series [Windows™] IBM PC/AT-compatible [Japanese/English Windows]	HP9000 series 700™ [HP-UX™] SPARCstation™ [SunOS™, Solaris™] NEWS™ (RISC) [NEWS-OS™]
RA78K0	√ <b>Note</b>	√
CC78K0	√ <b>Note</b>	√
ID78K0-NS	√	—
ID78K0	√	√
SM78K0	√	—
RX78K/0	√ <b>Note</b>	√
MX78K0	√ <b>Note</b>	√

**Note** DOS-based software



**APPENDIX B. RELATED DOCUMENTS**

**Documents Related to Devices**

Document Name	Document No.	
	Japanese	English
μPD780058, 780058Y Subseries User's Manual	U12013J	U12013E
μPD780053, 780054, 780055, 780056, 780058 Data Sheet	U12182J	This document
μPD78F0058 Preliminary Product Information	U12092J	U12092E
78K/0 Series User's Manual - Instruction	U12326J	U12326E
78K/0 Series Instruction Table	U10903J	-
78K/0 Series Instruction Set	U10904J	-

**Documents Related to Development Tools (User's Manuals)**

Document Name		Document No.	
		Japanese	English
RA78K0 Assembler Package	Operation	U11802J	U11802E
	Assembly Language	U11801J	U11801E
	Structured Assembly Language	U11789J	U11789E
RA78K Series Structured Assembler Preprocessor		U12323J	EEU-1402
CC78K0 C Compiler	Operation	U11517J	U11517E
	Language	U11518J	U11518E
IE-78K0-NS		U13731J	U13731E
IE-78001-R-EM		To be prepared	To be prepared
IE-780308-NS-EM1		To be prepared	To be prepared
IE-780308-R-EM		U11362J	U11362E
EP-78230		EEU-985	EEU-1515
EP-78054GK-R		U13630J	-
SM78K0 System Simulator Windows Based	Reference	U10181J	U10181E
SM78K Series System Simulator	External Part User Open Interface Specifications	U10092J	U10092E
ID78K0-NS Integrated Debugger Windows Based	Reference	U12900J	U12900E
ID78K0 Integrated Debugger EWS Based	Reference	U11151J	-
ID78K0 Integrated Debugger PC Based	Reference	U11539J	U11539E
ID78K0 Integrated Debugger Windows Based	Guide	U11649J	U11649E

**Caution** The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

**Documents Related to Embedded Software (User's Manuals)**

Document Name		Document No.	
		Japanese	English
78K/0 Series Real-Time OS	Fundamentals	U11537J	U11537E
	Installation	U11536J	U11536E
78K/0 Series OS MX78K0	Fundamental	U12257J	U12257E

**Other Related Documents**

Document Name	Document No.	
	Japanese	English
SEMICONDUCTORS SELECTION GUIDE Products & Packages (CD-ROM)	X13769X	
Semiconductor Device Mounting Technology Manual	C10535J	C10535E
Quality Grades on NEC Semiconductor Devices	C11531J	C11531E
NEC Semiconductor Device Reliability/Quality Control System	C10983J	C10983E
Guide to Prevent Damage for Semiconductor Devices by Electrostatic Discharge (ESD)	C11892J	C11892E
Guide to Microcomputer-Related Products by Third Party	U11416J	—

**Caution** The related documents listed above are subject to change without notice. Be sure to use the latest version of each document for designing.

## NOTES FOR CMOS DEVICES

**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

### NEC Electronics Inc. (U.S.)

Santa Clara, California  
Tel: 408-588-6000  
800-366-9782  
Fax: 408-588-6130  
800-729-9288

### NEC Electronics (Germany) GmbH

Duesseldorf, Germany  
Tel: 0211-65 03 02  
Fax: 0211-65 03 490

### NEC Electronics (UK) Ltd.

Milton Keynes, UK  
Tel: 01908-691-133  
Fax: 01908-670-290

### NEC Electronics Italiana s.r.l.

Milano, Italy  
Tel: 02-66 75 41  
Fax: 02-66 75 42 99

### NEC Electronics (Germany) GmbH

Benelux Office  
Eindhoven, The Netherlands  
Tel: 040-2445845  
Fax: 040-2444580

### NEC Electronics (France) S.A.

Velizy-Villacoublay, France  
Tel: 01-30-67 58 00  
Fax: 01-30-67 58 99

### NEC Electronics (France) S.A.

Spain Office  
Madrid, Spain  
Tel: 91-504-2787  
Fax: 91-504-2860

### NEC Electronics (Germany) GmbH

Scandinavia Office  
Taeby, Sweden  
Tel: 08-63 80 820  
Fax: 08-63 80 388

### NEC Electronics Hong Kong Ltd.

Hong Kong  
Tel: 2886-9318  
Fax: 2886-9022/9044

### NEC Electronics Hong Kong Ltd.

Seoul Branch  
Seoul, Korea  
Tel: 02-528-0303  
Fax: 02-528-4411

### NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130  
Tel: 65-253-8311  
Fax: 65-250-3583

### NEC Electronics Taiwan Ltd.

Taipei, Taiwan  
Tel: 02-2719-2377  
Fax: 02-2719-5951

### NEC do Brasil S.A.

Electron Devices Division  
Rodovia Presidente Dutra, Km 214  
07210-902-Guarulhos-SP Brasil  
Tel: 55-11-6465-6810  
Fax: 55-11-6465-6829

J99.1

**FIP and IEBus are trademarks of NEC Corporation.**

**Windows is either a registered trademark or trademark of Microsoft Corporation in the United States and/or other countries.**

**PC/AT is a trademark of International Business Machines Corporation.**

**HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.**

**SPARCstation is a trademark of SPARC International, Inc.**

**Solaris and SunOS are trademarks of Sun Microsystems, Inc.**

**NEWS and NEWS-OS are trademarks of Sony Corporation.**

The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The export of this product from Japan is regulated by the Japanese government. To export this product may be prohibited without governmental license, the need for which must be judged by the customer. The export or re-export of this product from a country other than Japan may also be prohibited without a license from that country. Please call an NEC sales representative.

- **The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.**
  - No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
  - NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
  - Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
  - While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
  - NEC devices are classified into the following three quality grades:  
"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
    - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
- The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.