

# LOW VOLTAGE PowerSpeech<sup>TM</sup>

# Table of Contents-

1.	GEN	ERAL DI	ESCRIPTION	2
2.	FEA	TURES		2
3.	BLO	CK DIAG	SRAM	3
4.	PIN [	DESCRI	PTION	4
5.	FUN	CTIONA	L DESCRIPTION	6
	5.1	Regis	ter Definition And Control	6
		5.1.1	MODE0 Register	6
		5.1.2	MODE1 Register	7
		5.1.3	PAGE Register	8
		5.1.4	EN0, EN1 Registers	8
		5.1.5	STOP Register	8
		5.1.6	R0-R7 Registers	8
	5.2	Optio	n Control Function	9
	5.3	Interru	upt Vector Allocation	9
	5.4	Instru	ction Set	10
6.	ELEC	CTRICAL	_ CHARACTERISTICS	11
	6.1	Absol	ute Maximum Ratings	11
	6.2		haracteristics	
	6.3	AC CI	haracteristics	12
7.	TYPI	CAL API	PLICATION CIRCUIT	12
8.	BON	DING PA	AD DIAGRAM	13
9	RF\/	ISION HI	ISTORY	15



#### 1. GENERAL DESCRIPTION

W583Lxxx family is a new *PowerSpeech™* synthesizer series with 1.8V ~ 3.6V operation voltage range. W583Lxxx provides IR function, CPU interface, PAD option for Ring or Crystal oscillator and voice output in DAC current or PWM type.

According to different voice duration, there are 8 part numbers in W583Lxxx family, listed as below.

PART NO.	W583L10	W583L15	W583L20	W583L25	W583L30	W583L40
ROM size (K bits)	384	640	768	896	1024	1472
PART NO.	W583L50	W583L60	W583L80	W583L99	W583L02	
ROM size (K bits)	1760	2048	3072	3520	4096	


Note: W583L10 provides less I/O pins, and do not provide crystal oscillator.

#### 2. FEATURES

- Programmable speech synthesizer
- 5bit MDPCM algorithm to generate high sound quality
- Operating voltage range: 1.8 3.6 Volts
- Direct drive speaker by PWM output or Built-in 8-bit D/A converter
- Supports CPU interface operation
- IR interface for command Transmission and Receiving
- Symbolic compiler supported
- Instruction cycle ≤ 400 μS typically
- Section control
  - Variable frequency: 4.8/6/8/12 KHz
  - LED: ON/OFF
- Eight general-purpose registers R0-R7
- Pad option for Ring or Crystal oscillator. (W583L10 only provides Ring oscillator)
- 8 trigger inputs with separate control of falling/rising edge trigger. (4 triggers for W583L10)
- 8 STOP outputs (5 outputs for W583L10)
- Number of interrupt vector / label up to 2,048




# 3. BLOCK DIAGRAM





#### Block Diagram, continued



## 4. PIN DESCRIPTION

NAME	I/O	DESCRIPTION
VDD	-	Positive power supply
TEST	I	Test pin, internally pulled low
RESET	I	Reset all, functions as POR, internally pulled high
TG1	I	Direct trigger input 1, internally pulled high
TG2	I	Direct trigger input 2, internally pulled high
TG3/IRIN	I	Direct trigger input 3 or IR input, internally pulled high. Once this pin is pulled low, the oscillation circuit is active even the chip enters standby mode.
TG4	I	Direct trigger input 4, internally pulled high
Vss	-	Negative power supply
LED1	0	LED1 output
IROUT	0	IR signal output pin, active low
STPA/BUSY	0	Stop signal A or Busy signal
STPB	0	Stop signal B

# **W583LXX**



NAME	I/O	DESCRIPTION
LED2/STPC	0	LED2 output or Stop signal C
STPD	0	Stop signal D
STPE	0	Stop signal E
AUD/SPK+	0	Current type output or PWM output for speaker
SPK-	0	PWM output
Vss1	-	Negative power supply
VDD1	-	Positive power supply
OSC/XIN	I	Ring oscillator input or crystal input
*XOUT	I/O	Crystal input or oscillator clock output
*SEL	I	Ring/Crystal oscillator select, internally pulled high. Floating for Ring and grounded for crystal.
*TG5	I	Direct trigger input 5, internally pulled high
*TG6	I	Direct trigger input 6, internally pulled high
*TG7	- 1	Direct trigger input 7, internally pulled high
*TG8	I	Direct trigger input 8, internally pulled high
*STPF	0	Stop signal F
*STPG	0	Stop signal G
*STPH	0	Stop signal H

<sup>\*:</sup> These pins no provided in W583L10

# Pin Description only for W583L10

NAME	I/O	DESCRIPTION			
OSC	I	Ring oscillator input			
OSCO	0	Oscillator clock output			



#### 5. FUNCTIONAL DESCRIPTION

There are up to 8 trigger inputs and 8 STOP outputs in W583Lxx. The maximal number of software key pad by scanning matrix is up to  $8 \times 9 = 72$  keys. There are 8 general purpose registers, R0-R7. R0-R7 can apply not only for "LD" and "JP" instructions but also for "MV" instruction. Only R0 can apply for "INC" instruction.

W583Lxx provides IR interface to transmit and receive commands. For example, when X chip executes the "TX R1" instruction, the Pulse Position Modulation waveform (with 38 KHz carrier) outputs from IROUT pin to drive a photo diode. Y chips within a certain distance will receive the IR signal through an IR receiver module to TG3/IRIN pin and execute a "JP" instruction to the interrupt vector/label pointed by R1 of X chip.

There are two kinds of events that can cause the W583Lxx to enter the POI (Power On Initialization) process: one is power on, and the other is direct trigger from RESET pin. The interrupt vector "32" is allocated for this special event, and its priority is above all, i.e., no triggers can override the POI process if they all happen simultaneously. So the user can write a program into this interrupt vector to set the power on initial state. If the user does not wish to execute a program on power on, he should write an "END" instruction in interrupt vector "32". During the POI process, triggers can then override it successfully; if the EN0, EN1 and MODE0, MODE1 registers are set properly.

If more than two events happen simultaneously, the priority that is set by the internal H/W is: POI > TG1F > TG1R > TG2F > TG2R > TG3F > TG3F > TG4F > TG4R > TG5F > TG5R > TG6F > TG6R > TG7F > TG7R > TG8F > TG8R > "JP" instruction.

#### 5.1 Register Definition And Control

The register file of the W583Lxx family is composed of 14 registers, including 8 general purpose registers and 6 special purpose registers.

They are defined to facilitate the operations for various purposes. The default setting values of the registers are given in the following table.

REGISTER	NAME	DEFAULT SETTING		
General Register	R0-R7	00100000B		
	EN0, EN1	11111111B		
Special Register	MODE0, MODE1	11111111B		
	STOP	11111111B		
	PAGE	0000000B		

Note: EN1 register and bits 5-7 of STOP register are not provided in W583L10.

#### 5.1.1 MODE0 Register

BIT	DESCRIPTION	DEFINITION
7	LED mode	1: Flash
		0: DC
6	LED2/STPC	1: LED2 output
	pin selection	0: STPC output



#### 1. MODE0 Register, continued

BIT	DESCRIPTION	DEFINITION			
5	IR output source	1: Hardware control IR output			
		0: STPC control IR output			
4	Debounce time	1: Long			
		0: Short			
3, 1, 0	Reserved	-			
2	STPA/BUSY	1: STPA output			
	pin selection	0: BUSY output			

MODE0.7 controls the output type of LED1 (and LED2) pin. MODE0.6 controls the configuration of LED2/STPC pin. MODE0.5 controls the output source of IR. If hardware control IR output is selected, IR output can have signal with carrier or without carrier which is selected by MODE1.0. MODE0.4 controls the trigger pin debounce time. MODE0.2 controls the behavior of the STPA/BUSY pin which is usually used as Busy signal in CPU mode.

#### 5.1.2 MODE1 Register

BIT	DESCRIPTION	DEFINITION
7, 6, 1	Reserved	
5	LED Flash type	1: Alternate
		0: Synchronous
4	LED1 section	1: YES
	control	0: NO
3	LED2 control	1: SECTION control
		0: STPC control
2	LED1 volume	1: OFF
	control	0: ON
0	IR output format	1: IR output carrier with duty cycle 75%
		0: IR output without carrier

MODE1.5 is for LED flash type control. MODE1.4 is for LED1 section control ON/OFF. MODE1.3 is for LED2 Section/STPC control. MODE1.2 is for LED1 volume control. MODE1.0 is for IR output with or without carrier and this bit is useful only MODE0.5 is "1". For STPC control IR output (MODE0.5 is 0), the IR output always has 38 KHz carrier signal no matter what the setting of MODE1.0 is.



#### 5.1.3 PAGE Register

BIT	7	6	5	4	3	2	1	0
PAGE	-	-	-	PG4	PG3	PG2	PG1	PG0

Bits 5-7 of PAGE register are reserved; bits 0-4 are used for page selection. The user must setup the page mode configuration described in the Option Control Function section. Once the page mode is decided, the working page is selected by the bits 0-4 of PAGE register. Hence, the user can execute "LD PAGE, value" instruction to change the working page of the voice entry group. Not all of the bits 0-4 of PAGE register are used in different page mode; they are listed below.

PAGE MODE	PG4	PG3	PG2	PG1	PG0
1-page	×	×	×	×	×
8-page	×	×	$\checkmark$	$\checkmark$	$\checkmark$
16-page	×	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$
32-page	√	√	√	<b>V</b>	√

Where " $\times$ " means don't care and " $\sqrt$ " means must be set properly.

#### 5.1.4 EN0, EN1 Registers

BIT	7	6	5	4	3	2	1	0
EN0	TG4R	TG3R	TG2R	TG1R	TG4F	TG3F	TG2F	TG1F
EN1	TG8R	TG7R	TG6R	TG5R	TG8F	TG7F	TG6F	TG5F

A "1" means "enabled", while a "0" means "disabled" for that edge of the particular TG pin. For example, the instruction "LD EN0, 0x0F" enables all the falling edge triggers of TG1-TG4, while disabling all the rising edge triggers of TG1-TG4. The user can modify the EN0 and EN1 registers during operation of the W583Lxx to achieve various kinds of trigger functions, like retriggerable or not, one shot or level hold play mode, etc.

That is to say, users can change the contents of EN0, EN1 register during synthesis at will to determine which trigger pin is to be enabled or disabled for its falling/rising edge.

EN1 register is provided only in W583L10.

#### 5.1.5 STOP Register

BIT	7	6	5	4	3	2	1	0
STOP	STH	STG	STF	STE	STD	STC	STB	STA

The STOP register is used to control the status of the STPA-STPH pins. For example STB bit, the corresponding bit 1 of the STOP register is used to drive the output buffer of STPB pin, an inverted stage, to show its logic status. Notes that bits 5-7 of STOP register are reserved in W583L10.

#### 5.1.6 R0-R7 Registers

These eight registers function as general purpose registers. They can be used to hold interrupt vector/label. R0 is a special register which can be incremented by "INC" instruction.



#### 5.2 Option Control Function

There are four types of option control in W583Lxx. They can be determined by a declaration in the user's program file, but cannot be controlled by register.

FUNCTION	MASK OPTION DECLARATION	DEFINITION
	DEFPAGE 1	256 interrupt vector/label for 1 page, 1 page in total (1-page mode)
Page Mode	DEFPAGE 8	256 interrupt vector/label for 1 page, 8 pages in total (8-page mode)
Configuration	DEFPAGE 16	128 interrupt vector/label for 1 page, 16 pages in total (16-page mode)
	DEFPAGE 32	64 interrupt vector/label for 1 page, 32 pages in total (32-page mode)
Operation	NORMAL	Normal mode operation
Mode	CPU	CPU mode operation
Oscillator	OSC_3MHz	3 MHz oscillator
Frequency	OSC_1.5MHz	1.5 MHz oscillator
Voice	VOUT_DAC	DAC (AUD) output
Output Type	VOUT_PWM	PWM output

"DEFPAGE" decides the page operation mode of W583Lxx. The default setting of the page mode is 1-page mode. The 8-page, 16-page or 32-page mode must be declared in order to reach the interrupt vector/label from 256 to 2047 when the interrupt vector/label is beyond 0-255.

The W583Lxx can communicate with an external microprocessor through the simple serial CPU interface. The CPU interface consists of the TG1, TG2, and STPA/BUSY pins. "NORMAL" and "CPU" decide whether the operation mode of W583Lxx will be normal mode or CPU mode.

"OSC\_3MHz" and "OSC\_1.5MHz" select the frequency of the system clock. "VOUT\_DAC" and "VOUT\_PWM" select the voice output type.

#### 5.3 Interrupt Vector Allocation

The W583Lxx provides a total of 8 trigger inputs to communicate with the outside world. Each trigger pin can invoke 2 dedicate interrupt vectors depending on TG pin status. The table below shows the relationship between TG pin's status and interrupt vectors.

Interrupt vectors, 8-15, are not allocated for TG pins in W583L10 because only TG1-TG4 pins are provided in this chip.

INTERRUPT VECTOR	TRIGGER SOURCE	INTERRUPT VECTOR	TRIGGER SOURCE
0	TG1F	8	TG5F
1	TG2F	9	TG6F
2	TG3F	10	TG7F
3	TG4F	11	TG8F

-9-



#### Continued

INTERRUPT VECTOR	TRIGGER SOURCE	INTERRUPT VECTOR	TRIGGER SOURCE
4	TG1R	12	TG5R
5	TG2R	13	TG6R
6	TG3R	14	TG7R
7	TG4R	15	TG8R
32	POI	-	-

#### 5.4 Instruction Set

There are two types of instruction in the W583Lxx, unconditional and conditional instructions. The first type of instructions are executed immediately after they are issued. The second type of instructions are executed only when the conditions specified in the instruction are satisfied. All the instructions are listed in the following table.

The cycle time for each instruction is 2/Sampling Frequency(Fs). For Fs = 6.0 KHz, the cycle time is  $333 \, \mu S$ .

		UNCONDITIONAL			CONDITIONAL	
	JP	G		JP	G	@STS
	JP	Rn		JP	Rn	@STS
	LD	EN0, value		LD	EN0, value	@STS
*	LD	EN1, value	*	LD	EN1, value	@STS
	LD	MODEi, value		LD	MODEi, value	@STS
	LD	STOP, value		LD	STOP, value	@STS
	LD	PAGE, value		LD	PAGE, value	@STS
	LD	Rn, value		LD	Rn, value	@STS
	END			END		@STS
	MV	Rn, Rm		MV	Rn, Rm	@STS
	INC	·		INC		@STS
	TX	Rn		TX	Rn	@STS

Legend:

G: Interrupt vector/label

Rn: R0-R7 Rm: R0-R7

MODEi: MODE0, MODE1

value: 8-bit data

@STS can be the following: @LAST, @TGn\_HIGH, @TGn\_LOW, n = 1-8.

But n = 1-4 for W583L10.

\*: These instructions are not provided in W583L10.



# 6. ELECTRICAL CHARACTERISTICS

# **6.1 Absolute Maximum Ratings**

PARAMETER	SYMBOL	CONDITIONS	RATED VALUE	UNIT
Power Supply	VDD-Vss	-	-0.3 to +7.0	٧
Input Voltage	VIN	All Inputs	Vss -0.3 to VDD +0.3	V
Storage Temp.	Tstg	-	-55 to +150	°C
Operating Temp.	Topr	-	0 to +70	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

#### 6.2 DC Characteristics

(Ta =  $25^{\circ}$  C, Vss = 0V, Vdd = 4.5V unless otherwise specified.)

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Operating Voltage	Vdd		1.8	3	3.6	<b>V</b>
Input Voltage	VIL		Vss -0.3	-	$0.3 \times V$ DD	V
	ViH		$0.7 \times V$ DD	-	VDD	
Standby Current	ISB1	VDD = 1.8V, All I/O pins unconnected, No Playing			1	μΑ
	ISB2	VDD = 3.6V, All I/O pins unconnected, No Playing			1	μΑ
Operating Current	IOP1	VDD = 3V, No Load			500	μΑ
(Ring type)						
Operating Current	IOP3	VDD = 3V, No Load			600	μΑ
(Crystal type)						
Input Current of	lin1	V <sub>DD</sub> = 3V, Vin = 0V			-8	μΑ
TG1-TG8 pins	11111	VDD OV, VIII OV				μΛ
Input Current of	lin2	V <sub>DD</sub> = 3V, Vin = 3V			30	μΑ
TEST pin	2	133 01, 1111 01				μι
Input Current of	lin3	V <sub>DD</sub> = 3V, Vin = 0V			-8	μA
SEL, RESET	IIINO	VDD - 3V, VIII - 0V			-0	μΑ
SPK (D/A Full Scale)	IDAC	$VDD = 3V$ , $RI = 100\Omega$	-3.0	-4.0	-5.0	mA
Output Current of	IOL1	VDD = 3V, Vout = 0.4V	0.8			mA
STPA-STPH	Іон1	VDD = 3V, Vout = 2.7V	-0.8			mA
Output Current of	lOL2	$V_{DD} = 3V$ , $RI = 8\Omega$	100			mA
SPK+, SPK-	ЮН2		-100			mA




## 6.3 AC Characteristics

PARAMETER	SYM.	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Oscillation Frequency <sup>1</sup>	Fosc	Ring Oscillator, Rosc = 560 K $\Omega$	2.7	3	3.3	MHz
		Ring Oscillator, Rosc = 1.2 M $\Omega$	1.3	1.5	1.7	
Oscillation Frequency Deviation by Voltage Drop	ΔFosc Fosc	F(3V)-F(2.4V) F(3V)			7.5	%
Instruction Cycle Time	Tins	Fosc = 3 MHz, SR = 6 KHz		1/3		mS
POI Delay Time	TPD	Fosc = 3 MHz		160		mS
Long Debounce Time	TDEBL	Fosc = 3 MHz, SR = 6 KHz	50			mS
Short Debounce Time <sup>2</sup>	TDEBS		400			μS

#### Notes:

- 1. This parameter is different from that of W58300.
- 2. For ring oscillator only.


# 7. TYPICAL APPLICATION CIRCUIT





# 8. BONDING PAD DIAGRAM

(For W583L10 only)




PAD NO.	PAD NAME	PAD NO.	PAD NAME
1	VDD	12	LED1
2	OSC	13	STPA/BUSY
3	OSCO	14	STPB
4	TEST	15	LED2/STPC
5	RESET	16	STPD
6	TG1	17	STPE
7	TG2	18	Vss1
8	TG3/IRIN	19	VDD1
9	TG4	20	SPK-
10	Vss	21	AUD/SPK+
11	IROUT	-	-

# **W583LXX**



# (For W583L15 to W583L02)



PAD NO.	PAD NAME	PAD NO.	PAD NAME
1	VDD	16	IROUT
2	OSC/XIN	17	LED1
3	XOUT	18	STPA/BUSY
4	SEL	19	STPB
5	TEST	20	LED2/STPC
6	RESET	21	STPD
7	TG1	22	STPE
8	TG2	23	STPF
9	TG3/IRIN	24	STPG
10	TG4	25	STPH
11	TG5	26	Vss1
12	TG6	27	VDD1
13	TG7	28	SPK-
14	TG8	29	AUD/SPK+
15	Vss	-	-



#### 9. REVISION HISTORY

VERSION	DATE	PAGE	DESCRIPTION
A0	Aug. 30, 2002	-	Initial Issued
A1	Oct. 3, 2002	-	Modify Rosc value on page 11
A2	May 16, 2003	-	Add W583L80~W583L02
A3	APRIL 18, 2005	-	ADD IMPORTANT NOTICE

#### **Important Notice**

Winbond products are not designed, intended, authorized or warranted for use as components in systems or equipment intended for surgical implantation, atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, or for other applications intended to support or sustain life. Further more, Winbond products are not intended for applications wherein failure of Winbond products could result or lead to a situation wherein personal injury, death or severe property or environmental damage could occur.

Winbond customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Winbond for any damages resulting from such improper use or sales.



Headquarters

No. 4, Creation Rd. III, Science-Based Industrial Park, Hsinchu, Taiwan TEL: 886-3-5770066 FAX: 886-3-5665577 http://www.winbond.com.tw/

Taipei Office 9F, No.480, Rueiguang Rd., Neihu District, Taipei, 114, Taiwan, R.O.C. TEL: 886-2-8177-7168 FAX: 886-2-8751-3579 Winbond Electronics Corporation America 2727 North First Street, San Jose,

CA 95134, U.S.A. TEL: 1-408-9436666 FAX: 1-408-5441798

Winbond Electronics Corporation Japan 7F Daini-ueno BLDG, 3-7-18 Shinyokohama Kohoku-ku, Yokohama, 222-0033 TEL: 81-45-4781881 FAX: 81-45-4781800

- 15 -

Winbond Electronics (Shanghai) Ltd. 27F, 2299 Yan An W. Rd. Shanghai,

200336 China TEL: 86-21-62365999 FAX: 86-21-62365998

Winbond Electronics (H.K.) Ltd. Unit 9-15, 22F, Millennium City, No. 378 Kwun Tong Rd., Kowloon, Hong Kong TEL: 852-27513100 FAX: 852-27552064

Please note that all data and specifications are subject to change without notice.

All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.