



## FEATURES

- ◆ Super high dense cell design for low  $R_{DS(ON)}$ .
- ◆ Rugged and reliable.
- ◆ SOP-8 package.
- ◆ Pb Free.

Product Summary		
$V_{DS}$ (V)	$I_D$ (A)	$R_{DS(ON)}$ (mΩ) Max
20V	6A	32 @ $V_{GS} = 4.0V$
		43 @ $V_{GS} = 2.5V$



**SOP-8**

## ABSOLUTE MAXIMUM RATINGS (TA = 25 °C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	20	V
Gate-Source Voltage	$V_{GS}$	$\pm 10$	V
Drain Current-Continuous @ $T_C = 25$ C	$I_D$	6	A
-Pulse <sup>d</sup> <sup>b</sup>	$I_{DM}$	35	A
Drain-Source Diode Forward Current <sup>a</sup>	$I_S$	1.7	A
Maximum Power Dissipation <sup>a</sup>	$P_D$	2	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C

## THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient <sup>a</sup>	$R_{\theta JA}$	62.5	°C/W
--	-----------------	------	------

**ELECTRICAL CHARACTERISTICS (TA = 25 °C unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typec	Max	Unit
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	20			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =16V, V <sub>GS</sub> =0V			1	μA
Gate-Body Leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±10V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	0.5	0.8	1.5	V
Drain-Source On-State Resistance	R <sub>DS(ON)</sub>	V <sub>GS</sub> =4.0V, I <sub>D</sub> =6A		25	32	mΩ
		V <sub>GS</sub> =2.5V, I <sub>D</sub> =3A		35	43	
On-State Drain Current	I <sub>D(ON)</sub>	V <sub>DS</sub> =5V, V <sub>GS</sub> =4V	30			A
Forward Transconductance	g <sub>FS</sub>	V <sub>DS</sub> =5V, I <sub>D</sub> =4A		12		S
Input Capacitance	C <sub>ISS</sub>	V <sub>DS</sub> =8V V <sub>GS</sub> =0V f=1.0MHz		810		pF
Output Capacitance	C <sub>OSS</sub>			155		
Reverse Transfer Capacitance	C <sub>RSS</sub>			125		
Turn-On Delay Time	t <sub>D(ON)</sub>	V <sub>DD</sub> =10V, I <sub>D</sub> =1A, V <sub>GEN</sub> =4.5V, R <sub>GEN</sub> =10Ω, R <sub>L</sub> =10Ω		18		ns
Rise Time	t <sub>r</sub>			5		
Turn-Off Delay Time	t <sub>D(OFF)</sub>			44		
Fall Time	t <sub>f</sub>			20		
Total Gate Charge	Q <sub>g</sub>	V <sub>DS</sub> =10V, I <sub>D</sub> =4A, V <sub>GS</sub> =4.5V		11		nC
Gate-Source Charge	Q <sub>gs</sub>			3		
Gate-Drain Charge	Q <sub>gd</sub>			2.5		
Diode Forward Voltage	V <sub>SD</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =1A		0.8	1.2	V

Notes:

- a. Surface Mounted on FR4 Board, t ≤ 10 sec.
- b. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
- c. Guaranteed by design, not subject to production testing.




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Breakdown Voltage Variation with Temperature


**HT9926**

Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve