4,194,304 WORD × 1 BIT DYNAMIC RAM

PRELIMINARY

DESCRIPTION

The TC514101AP/AJ/ASJ/AZ is the new generation dynamic RAM organized 4,194,304 words by 1 bit. The TC514101AP/AJ/ASJ/AZ utilizes TOSHIBA's CMOS Silicon gate process technology as well as advanced circuit techniques to provide wide operating margins, both internally and to the system user.

Multiplexed address inputs permit the TC514101AP/AJ/ASJ/AZ to be packaged in a standard 18 pin plastic DIP, 26/20 pin plastic SOJ (300/350mil) and 20 pin plastic ZIP. The package size provides high system bit densities and is compatible with widely available automated testing and insertion equipment. System oriented features include single power supply of 5V±10% tolerance, direct interfacing capability with high performance logic families such as Schottky TTL. The special feature of TC511001AP/AJ/ASJ/AZ is nibble mode, allowing the user to serially access 4 bits of data at a high data rate.

FEATURES

- 4,194,304 word by 1bit organization
- Fast access time and cycle time


	RAS Access Time	TC514101AP/AJ/ASJ/AZ - 70/80/10						
trac		70ns	80ns	100ns				
taa	Column Address Access Time	35ns	35ns 40ns					
tcac	CAS Access Time	20ns	20ns	25ns				
tRC	Cycle Time	130ns	150ns	180ns				
tNCAC	Nibble Mode Access Time	20ns	20ns	25ns				
tNC	Nibble Mode Cycle Time	40ns	40ns	45ns				

 Single power supply of 5V±10% with a built-in VBB generator

PIN NAMES

A0~A10	Address Inputs	WRITE	Read/Write Input
CAS	Column Address Strobe	Vcc	Power (+ 5V)
D _{IN}	Data In	Vss	Ground
Dout	Data Out	N.C.	No Connection
RAS	Row Address Strobe		

PIN CONNECTION (TOP VIEW)



Low Power

550mW MAX. Operating (TC514101AP/AJ/ASJ/AZ-70)

468mW MAX. Operating (TC514101AP/AJ/ASJ/AZ-80)

413mW MAX. Operating $(TC514\dot{1}01AP/AJ/ASJ/AZ-10)$

5.5mW MAX. Standby

Outputs unlatched at cycle end allows twodimensional chip selection

Common I/O capability using "EARLY WRITE" operation

Read-Modify-Write, CAS before RAS refresh, RAS-only refresh, Hidden refresh, Fast Page Mode and Test Mode capability


M ISTW

All inputs and outputs TTL compatible

1024 refresh cycles/16ms Package TC514101AP : DIP18-P-300E

TC514101AJ : SOJ26-P-350 TC514101ASJ : SOJ26-P-300A TC514101AZ : ZIP20-P-400A

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	Vin	- 1~7	v	1
Output Voltage	Vout	- 1~7	V	1
Power Supply Voltage	Vcc	- 1~7	V	1
Operating Temperature	TOPR	0~70	•c	1
Storage Temperature	TSTG	- 55~150	•c	1
Soldering Temperature · Time	TSOLDER	260 - 10	*C · sec	1
Power Dissipation	Po	700	mW	1
Short Circuit Output Current	lout	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS (Ta = 0~70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	TINU	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	2
VIH	Input High Voltage	2.4	<u>- </u>	6.5	v	2
VIL	Input Low Voltage	- 1.0	-	0.8	v	2

A-186

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $Ta = 0 \sim 70$ °c)

SYMBOL	PARAMETER]	MIN.	MAX.	UNITS	NOTES
	OPERATING CURRENT	TC514101AP/AJ/ASJ/AZ-70	-	100		3, 4
l _{CC1}	Average Power Supply Operating Current	TC514101AP/AJ/ASJ/AZ-80		85	mA	
	(RAS, CAS, Address Cycling: t _{RC} = t _{RC} MIN.) TCS14101AP/AJ/ASJ/AZ-1		-	75 .		5
I _{CC2}	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V _{IH})	-	2	mA		
	RAS ONLY REFRESH CURRENT	TC514101AP/AJ/ASJ/AZ-70		100		
I _{CC3}	Average Power Supply Current, RAS Only Mode TCS14		_	85	mA	3,5
	(RAS Cycling, CAS = V _{IH} : t _{RC} = t _{RC} MIN.)	-	75			
NIBBLE MODE CURRENT		TC514101AP/AJ/ASJ/AZ-70	- 70			3.4
Icc4	Average Power Supply Current, Nibble Mode	TC514101AP/AJ/ASJ/AZ-80	- 86		mA	-
	(RAS = V _{IL} , CAS, Cycling: t _{NC} = t _{NC} MIN.)	TC514101AP/AJ/ASJ/AZ-10	-	55		5
Iccs	STANDBY CURRENT Power Supply Standby Current (RAS = CAS = V _{CC} - 0.2V)	-	1	mA		
	CAS BEFORE RAS REFRESH CURRENT	TC514101AP/AJ/ASJ/AZ-70	•	100		
I _{CC6}	Average Power Supply Current, CAS Before RAS	TC514101AP/AJ/ASJ/AZ-80	•	- 85 m		3,5
	Mode (RAS, CAS Cycling: t _{RC} = t _{RC} MIN.) TC514101AP/AJ/	TC514101AP/AJ/ASJ/AZ-10	-	75	1	
l _{1 (L)}	INPUT LEAKAGE CURRENT (any input except TF) Input Leakage Current, any input $(0V \le V_{IN} \le 6.5V$, All Other Pins Not Under Test = 0	'n	- 10	10	μA	
lo (L)	OUTPUT LEAKAGE CURRENT (D _{OUT} is disabled, 0V≤V _{OUT} ≤5.5V)	- 10	10	μА		
V _{ОН}	OUTPUT LEVEL Output "H" Level Voltage (I _{OUT} = -5mA)	2.4		٧		
Vol	OUTPUT LEVEL Output "L" Level Voltage (I _{OUT} = 4.2mA)	-	0.4	v		



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS $(V_{CC} = 5V \pm 10\%, Ta = 0 \sim 70^{\circ}c)(Notes 6, 7, 8)$

SYMBOL	PARAMETER)1AP/AJ/ASJ AZ-70	TC514101AP/AJ/ASJ /AZ-80		TC514101AP/AJ/ASJ /AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	130	-	150	٠.	180		ns	
t _{RMW}	Read-Modify-Write Cycle Time	155	-	175	-	210	-	ns	
t _{NC}	Nibble Mode Cycle Time	40	-	40	-	45	-	ns	
t _{NRMW}	Nibble Mode ReadModify Write Cycle Time	65	-	65	. - .	. 70	- .	ns	
t _{RAC}	Access Time from RAS	-	70	-	80	-	100	ns	9,14 15
tCAC	Access Time from CAS	-	20	-	20	-	25	ns	9,14
t _{AA}	Access Time from Column Address	-	35	-	40	-	50	ns	9,15
[†] NCAC	Nibble Mode Access Time	-	20	-	20	-	25	ns	9
tcız	CAS to Output in Low-Z	0	-	0	1	0	-	ns	9
toff	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	10
tŢ	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
t _{RP}	RAS Precharge Time	50	-	60	-	70		ns	
t _{RAS}	RAS Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t _{RSH}	RAS Hold Time	20	-	20	-	25	-	ns	
[‡] CSH	CAS Hold Time	70	-	80	-	100	-	ns	
tcas	CAS Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t _{RCD}	RAS to CAS Delay Time	20	50	20	60	25	75	ns	14
t _{RAD}	RAS to Column Address Delay Time	15	35	15	40	20	50	ns	15
t _{CRP}	CAS to RAS Precharge Time	5	-	5	-	10	-	ns	
t _{CP}	CAS Precharge Time	10	-	10	-	10	-	ns	
tasr	Row Address Set-Up Time	0	-	0	-	0	-	ns	
t _{RAH}	Row Address Hold Time	10	-	10	-	15	-	ns	
tasc	Column Address Set-Up Time	0	-	0	-	0	-	ns	
t _{CAH}	Column Address Hold Time	15	-	15	-	20	-	ns	
t _{RAL}	Column Address to RAS Lead Time	35	-	40	-	50	-	ns	
t _{RCS}	Read Command Set-Up Time	0	-	0	-	0	-	ns	
t _{RCH}	Read Command Hold Time referenced to CAS	0	-	0	_	0	-	ns	11
t _{RRH}	Read Command Hold Time referenced to RAS	0	-	0	-	0	-	ns	11
twch	Write Command Hold Time	15	_	15	-	20	-	ns	
t _{WP}	Write Command Pulse Width	15	-	15	-	20	-	ns	
t _{RWL}	Write Command to RAS Lead Time	20	-	20	-	25	-	ns	
tcwL	Write Command to CAS Lead Time	20		20		25	-	ns	
tos	Data-In Set-Up Time	0	_	0	_	0		ns	12

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

SYMBOL	PARAMETER		4101AP/ SJ/AZ-70		4101AP/ SJ/AZ-80		4101AP/ SJ/AZ-10	UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{DH}	Data-In Hold Time	15	-	15	- 11	20	-	ns	12
tres	Refresh Period	-	16	-	16	ı	16	ms	
twcs	Write Command Set-UP Time	0	•	0	•	0		ns	13
tcwo	CAS to WRITE Delay Time	20		20	•	25		ns	13
t _{RWD}	RAS to WRITE Delay Time	70	-	80	•	100	-	ns	13
tAWD	Column Address to WRITE Delay Time	35	-	40	-	50		ns	13
t _{CSR}	CAS Set-Up Time (CAS before RAS)	5	-	5	-	5	-	ns	
[‡] CHR	CAS Hold Time (CAS before RAS)	15	-	15		20	-	ns	
tRPC	RAS Precharge to CAS Active Time	0	-	0	-	0	-	ns	
t _{CPT}	CAS Precharge Time (CAS before RAS Counter Test)	40	-	40	- .	50	-	ns	
tncas	Nibble Mode Pulse Width	20	-	20	-	25	-	ns	
t _{NCP}	Nibble Mode CAS Precharge Time	. 10	-	10	-	10	-	· ns	
t _{NRSH}	Nibble Mode RÁS Hold Time	20	-	20	-	25	-	ns	
^t NCWD	Nibble Mode CAS to WRITE Delay Time	20	-	20	-	25	-	ns	
t _{NRWL}	Nibble Mode WRITE Command to RAS Lead Time	20	-	20	-	25	-	ns	
t _{NCWL}	Nibble Mode WRITE Command to CAS Lead Time	20	_	20	-	25	-	ns	
twrs	Write Command Set-Up Time (Test Mode In)	10	-	10	-	10	-	ns	
twth	Write Command Hold Time (Test Mode In)	10	-	10	-	10	-	ns	•
t _{WRP}	WRITE to RAS Precharge Time (CAS before RAS Cycle)	10	-	10	-	10	-	ns	
twan	WRITE to RAS Hold Time (CAS before RAS Cycle)	10	-	10	_	10	-	ns	



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATION CONDITIONS IN THE TEST MODE (Vcc = $5V \pm 10\%$, Ta = $0 \sim 70$ °C) (Note6, 7, 8)

SYMBOL	PARAMETER		TC514101AP/ AJ/ASJ/AZ-70		TC514101AP/ AJ/ASJ/AZ-80		TC514101AP/ AJ/ASJ/AZ-10		NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	135		155	-	185	-	ns	
trmw	Read-Modify-Write Cycle Time	160	-	180	-	215	-	ns	
t _{RAC}	Access Time from RAS	-	75	-	85	-	105	ns	9,14,15
^t CAC	Access Time from CAS	-	25	-	25	-	30	ns	9,14
taa	Access Time from Column Address	-	40	-	45	-	55	ns	9,15
tras	RAS Pulse Width	75	10,000	85	10,000	105	10,000	ns	
t _{RSH}	RAS Hold Time	25	-	25	-	30	-	ns	
^t csH	CAS Hold Time	75	-	85	-	105	-	ns	
tcas	CAS Pulse Width	25	10,000	25	10,000	30	10,000	ns	
tral	Column Address to RAS Lead Time	40	-	45	-	55	-	ns	
t _{CWD}	CAS to WRITE delay Time	25	-	25	-	30		ns	
t _{RWD}	RAS to WRITE Delay Time	75	-	85	-	105	-	ns	
t _{AWD}	Column Address to WRITE Delay Time	40	-	45	-	55	-	ns	

CAPACITANCE ($V_{CC} = 5V \pm 10\%$, f = 1MHz, $Ta = 0 \sim 70$ °C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C ₁₁	Input Capacitance (A0~A10, D _{IN})	-	5	
C ₁₂	Input Capacitance (RAS, CAS, WRITE)	_	7	pF
S	Output Capacitance (D _{OUT})	-	7	


NOTES:

- 1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
- 2. All voltages are referenced to VSS.
- 3. ICC1, ICC3, ICC4, ICC6 depend on cycle rate.
- 4. ICC1, ICC4 depend on output loading. Specified values are obtained with the output open.
- 5. Column address can be changed once or less While RAS=VIL and CAS=VIH.
- 6. An initial pause of 200µs is required after power-up followed by 8 RAS only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS before RAS refresh cycles instead of 8 RAS only refresh cycles are required.
- 7. AC measurements assume tr=5ns.
- V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL}.
- 9. Measured with a load equivalent to 2 TTL loads and 100pF.
- 10. topp (max.) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- 11. Either tRCH or tRRH must be satisfied for a read cycle.
- 12. These parameters are referenced to CAS leading edge in early write cycles and to WRITE leading edge in read-write cycles.
- 13. twcs, trwd, tcwd, tawd and tcpwd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs (min.), the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycle; If trwd≥trwd (min.), tcwd≥tcwd (min.), tawd≥tawd (min.) and tcpwd≥tcpwd (min.) (Fast Page Mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell: If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
- 14. Operation within the t_{RCD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RCD} (max.) is specified as a reference point only: If t_{RCD} is greater than the specified t_{RCD} (max.) limit, then access time is controlled by t_{CAC}.
- 15. Operation within the t_{RAD} (max.) limit insures that t_{RAC} (max.) can be met. t_{RAD} (max.) is specified as a reference point only: If t_{RAD} is greater than the specified t_{RAD} (max.) limit, then access time is controlled by t_{AA}.




TIMING WAVEFORMS

READ CYCLE




WRITE CYCLE (EARLY WRITE)




: "H" or "L"


READ-MODIFY-WRITE CYCLE




NIBBLE MODE READ CYCLE




NIBBLE MODE WRITE CYCLE(EARLY WRITE)



NIBBLE MODE READ - MODIFY - WRITE




RAS ONLY REFRESH CYCLE



Note: WRITE = "H" or "L" A10 = "H" or "L"




CAS BEFORE RAS REFRESH CYCLE




Note: A0~A10="H" or "L" : "H" or "L"

HIDDEN REFRESH CYCLE (READ)






HIDDEN REFRESH CYCLE (WRITE)




CAS BEFORE RAS REFRESH COUNTER TEST CYCLE





WRITE, CAS BEFORE RAS REFRESH CYCLE



APPLICATION INFORMATION

ADDRESSING

The 22 address bits required to decode 1 of the 4,194,304 cell locations within the TC514101AP/AJ/ASJ/AZ are multiplexed onto the 11 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (RAS), latches the 11 row address bits into the chip. The second clock, the Column Address Strobe (CAS), subsequently latches the 11 column address bits into the chip. Each of these signals, RAS, and CAS, triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. The "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAII}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of WRITE and CAS While RAS is active. The later of the signals (WRITE or CAS) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the WRITE input is brought low (active) prior to CAS, the DIN is strobed by CAS and the set-up and hold times are referenced to CAS. If the input data is not available at CAS time or if it is desired that the cycle be a read-write cycle, the WRITE signal will be delayed until after CAS has made its negative transition. In this "delayed write cycle"the data input set-up and hold times are referenced to the negative edge of WRITE rather than CAS. (To illustrate this feature, D_{IN} is referenced to WRITE in the timing diagrams depicting the read-modify-write and nibble mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to CAS).

Data is retrieved from the memory in a read cycle by maintaining WRITE in the inactive or high state throughout the portion of the memory cycle in which CAS is active (low). Data read from the selected cell will be available at the output within the specified access time.

DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TC514101AP/AJ/ASJ/AZ is the high impedance (open circuit) state. This is to say, anytime CAS is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until CAS is taken back to the inactive (high level) condition.

NIBBLE MODE

Nibble mode operation allows faster successive data operation on 4 bits The first of 4 bits is accessed in the usual manner with read data coming out at t_{CAC} time. By keeping \overline{RAS} low, \overline{CAS} can be cycled up and then down, to read or write the next three pages at high data rate (faster than t_{CAC}). Row and column addresses need only be supplied for the first access of the cycles. From then on, the falling edge of \overline{CAS} will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wraparound method).



Address A10 determines the starting point of the circular 4 bits nibble. Row A10 and column A10 provide the two binary bits needed to select one of four bits.

From then on, successive bits come out in a binary fashion; $00 \rightarrow 01 \rightarrow 10 \rightarrow 11$ with A10 row being the least significant address.

A nibble cycle can be a read, write, or delayed write cycle. Any conbinations of reads and writes or late writes will be allowed. In addition, the circular wraparound will continue for as long as RAS is kept low.

RAS ONLY REFRESH .

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 1024 row address (A0~A9) within each 16 millisecond time interval.


Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles.

CAS BEFORE RAS REFRESH

CAS before RAS refreshing available on the TC514101AP/AJ/ASJ/AZ offers an alternate refresh method. If CAS is held on low for the specified period (t_{CSR}) before RAS goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next CAS before RAS refresh operation.

HIDDEN REFRESH

An optional feature of the TC514101AP/AJ/ASJ/AZ is that refresh cycles may be performed while maintaining valid data at the output pin. This referred to as Hidden Refresh. Hidden Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (tRP), executing a CAS before RAS refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data avilability.

CAS BEFORE RAS REFRESH COUNTER TEST

The internal refresh operation of TC514101AP/AJ/ASJ/AZ can be tested by CAS BEFORE RAS REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 CAS before RAS cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing CAS
 BEFORE RAS REFRESH COUNTER TEST (READ-WRITE CYCLE). Repeat this operation 1024
 times.
- 3 Check "1" out of 1024 bits at normal read mode, which was written at 2.
- 4 Using the same column as ②, read "1" out and write "0" in each cell performing CAS BEFORE RAS REFRESH COUNTER TEST. Repeat this operation 1024 times.
- (5) Check "0" out of 1024 bits at normal read mode, which was written at (4).
- 6 Perform the above 1 to 5 to the complement data.



TEST MODE

The TC514101AP/AJ/ASJ/AZ is the RAM organized 4,194,304words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A10R, A10C and A0C are not used. If, upon reading, all bits are equal (all "1"s or" 0"s), the data output pin indicates a "1". If any of the bits differed, the data outputpin would indeate shows the block diagram of TC514101AP/ASJ/AZ. In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.

"WRITE, CAS Before RAS Refresh Cycle" puts the device "Test Mode". And "CAS Before RAS Refresh Cycle" or "RAS Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "WRITE, CAS Before RAS Refresh Cycle" performs the refresh operation with the internal refresh address counter. The "Test Mode" functiom reduces test times (1/8 in case of N test pattern)

BLOCK DIAGRAM IN THE TEST MODE




Fig. 1