

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

ABSOLUTE MAXIMUM RATINGS

ITEM	SYMBOL	RATING	UNITS	NOTES
Input Voltage	V_{IN}	-1~7	V	1
Output Voltage	V_{OUT}	-1~7	V	1
Power Supply Voltage	V_{CC}	-1~7	V	1
Operating Temperature	T_{OPR}	0~70	°C	1
Storage Temperature	T_{STG}	-55~150	°C	1
Soldering Temperature · Time	T_{SOLDER}	260 · 10	°C · sec	1
Power Dissipation	P_D	700	mW	1
Short Circuit Output Current	I_{OUT}	50	mA	1

RECOMMENDED DC OPERATING CONDITIONS ($T_a = 0 \sim 70^{\circ}\text{C}$)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	NOTES
V_{CC}	Supply Voltage	4.5	5.0	5.5	V	2
V_{IH}	Input High Voltage	2.4	-	6.5	V	2
V_{IL}	Input Low Voltage	-1.0	-	0.8	V	2

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

DC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ C$)

SYMBOL	PARAMETER	MIN.	MAX.	UNITS	NOTES
I_{CC1}	OPERATING CURRENT Average Power Supply Operating Current (\overline{RAS} , \overline{CAS} , Address Cycling: $t_{RC} = t_{RC}$ MIN.)	TC514101AP/AJ/ASJ/AZ-70	-	100	mA 3, 4 5
		TC514101AP/AJ/ASJ/AZ-80	-	85	
		TC514101AP/AJ/ASJ/AZ-10	-	75	
I_{CC2}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{IH}$)	-	2	mA	
I_{CC3}	\overline{RAS} ONLY REFRESH CURRENT Average Power Supply Current, \overline{RAS} Only Mode (\overline{RAS} Cycling, $\overline{CAS} = V_{IH}$: $t_{RC} = t_{RC}$ MIN.)	TC514101AP/AJ/ASJ/AZ-70	-	100	mA 3, 5
		TC514101AP/AJ/ASJ/AZ-80	-	85	
		TC514101AP/AJ/ASJ/AZ-10	-	75	
I_{CC4}	NIBBLE MODE CURRENT Average Power Supply Current, Nibble Mode ($\overline{RAS} = V_{IL}$, \overline{CAS} , Cycling: $t_{NC} = t_{NC}$ MIN.)	TC514101AP/AJ/ASJ/AZ-70	-	70	mA 3, 4 5
		TC514101AP/AJ/ASJ/AZ-80	-	86	
		TC514101AP/AJ/ASJ/AZ-10	-	55	
I_{CC5}	STANDBY CURRENT Power Supply Standby Current ($\overline{RAS} = \overline{CAS} = V_{CC} - 0.2V$)	-	1	mA	
I_{CC6}	\overline{CAS} BEFORE \overline{RAS} REFRESH CURRENT Average Power Supply Current, \overline{CAS} Before \overline{RAS} Mode (\overline{RAS} , \overline{CAS} Cycling: $t_{RC} = t_{RC}$ MIN.)	TC514101AP/AJ/ASJ/AZ-70	-	100	mA 3, 5
		TC514101AP/AJ/ASJ/AZ-80	-	85	
		TC514101AP/AJ/ASJ/AZ-10	-	75	
$I_{I(L)}$	INPUT LEAKAGE CURRENT (any input except TF) Input Leakage Current, any input ($0V \leq V_{IN} \leq 6.5V$, All Other Pins Not Under Test = $0V$)	-10	10	μA	
$I_{O(L)}$	OUTPUT LEAKAGE CURRENT (D_{OUT} is disabled, $0V \leq V_{OUT} \leq 5.5V$)	-10	10	μA	
V_{OH}	OUTPUT LEVEL Output "H" Level Voltage ($I_{OUT} = -5mA$)	2.4	-	V	
V_{OL}	OUTPUT LEVEL Output "L" Level Voltage ($I_{OUT} = 4.2mA$)	-	0.4	V	

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

($V_{CC} = 5V \pm 10\%$, $T_a = 0 \sim 70^\circ\text{C}$)(Notes 6, 7, 8)

SYMBOL	PARAMETER	TC514101AP/AJ/ASJ/AZ-70		TC514101AP/AJ/ASJ/AZ-80		TC514101AP/AJ/ASJ/AZ-10		UNIT	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t_{RC}	Random Read or Write Cycle Time	130	—	150	—	180	—	ns	
t_{RMW}	Read-Modify-Write Cycle Time	155	—	175	—	210	—	ns	
t_{NC}	Nibble Mode Cycle Time	40	—	40	—	45	—	ns	
t_{NRMW}	Nibble Mode Read-Modify Write Cycle Time	65	—	65	—	70	—	ns	
t_{RAC}	Access Time from \overline{RAS}	—	70	—	80	—	100	ns	9,14 15
t_{CAC}	Access Time from \overline{CAS}	—	20	—	20	—	25	ns	9,14
t_{AA}	Access Time from Column Address	—	35	—	40	—	50	ns	9,15
t_{NCAC}	Nibble Mode Access Time	—	20	—	20	—	25	ns	9
t_{CLZ}	\overline{CAS} to Output in Low-Z	0	—	0	—	0	—	ns	9
t_{OFF}	Output Buffer Turn-off Delay	0	20	0	20	0	20	ns	10
t_T	Transition Time (Rise and Fall)	3	50	3	50	3	50	ns	8
t_{RP}	\overline{RAS} Precharge Time	50	—	60	—	70	—	ns	
t_{RAS}	\overline{RAS} Pulse Width	70	10,000	80	10,000	100	10,000	ns	
t_{RSH}	\overline{RAS} Hold Time	20	—	20	—	25	—	ns	
t_{CSH}	\overline{CAS} Hold Time	70	—	80	—	100	—	ns	
t_{CAS}	\overline{CAS} Pulse Width	20	10,000	20	10,000	25	10,000	ns	
t_{RCD}	\overline{RAS} to \overline{CAS} Delay Time	20	50	20	60	25	75	ns	14
t_{RAD}	\overline{RAS} to Column Address Delay Time	15	35	15	40	20	50	ns	15
t_{CRP}	\overline{CAS} to \overline{RAS} Precharge Time	5	—	5	—	10	—	ns	
t_{CP}	\overline{CAS} Precharge Time	10	—	10	—	10	—	ns	
t_{ASR}	Row Address Set-Up Time	0	—	0	—	0	—	ns	
t_{RAH}	Row Address Hold Time	10	—	10	—	15	—	ns	
t_{ASC}	Column Address Set-Up Time	0	—	0	—	0	—	ns	
t_{CAH}	Column Address Hold Time	15	—	15	—	20	—	ns	
t_{RAL}	Column Address to \overline{RAS} Lead Time	35	—	40	—	50	—	ns	
t_{RCS}	Read Command Set-Up Time	0	—	0	—	0	—	ns	
t_{RCH}	Read Command Hold Time referenced to \overline{CAS}	0	—	0	—	0	—	ns	11
t_{RRH}	Read Command Hold Time referenced to \overline{RAS}	0	—	0	—	0	—	ns	11
t_{WCH}	Write Command Hold Time	15	—	15	—	20	—	ns	
t_{Wp}	Write Command Pulse Width	15	—	15	—	20	—	ns	
t_{RWL}	Write Command to \overline{RAS} Lead Time	20	—	20	—	25	—	ns	
t_{CWL}	Write Command to \overline{CAS} Lead Time	20	—	20	—	25	—	ns	
t_{DS}	Data-In Set-Up Time	0	—	0	—	0	—	ns	12

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Continued)

SYMBOL	PARAMETER	TC514101AP/ AJ/ASJ/AZ-70		TC514101AP/ AJ/ASJ/AZ-80		TC514101AP/ AJ/ASJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{OH}	Data-In Hold Time	15	—	15	—	20	—	ns	12
t _{REF}	Refresh Period	—	16	—	16	—	16	ms	
t _{WCS}	Write Command Set-Up Time	0	—	0	—	0	—	ns	13
t _{CWD}	CAS to WRITE Delay Time	20	—	20	—	25	—	ns	13
t _{RWD}	RAS to WRITE Delay Time	70	—	80	—	100	—	ns	13
t _{AWD}	Column Address to WRITE Delay Time	35	—	40	—	50	—	ns	13
t _{CSR}	CAS Set-Up Time (CAS before RAS)	5	—	5	—	5	—	ns	
t _{CHR}	CAS Hold Time (CAS before RAS)	15	—	15	—	20	—	ns	
t _{RPC}	RAS Precharge to CAS Active Time	0	—	0	—	0	—	ns	
t _{CPT}	CAS Precharge Time (CAS before RAS Counter Test)	40	—	40	—	50	—	ns	
t _{NCAS}	Nibble Mode Pulse Width	20	—	20	—	25	—	ns	
t _{NCP}	Nibble Mode CAS Precharge Time	10	—	10	—	10	—	ns	
t _{NRS}	Nibble Mode RAS Hold Time	20	—	20	—	25	—	ns	
t _{NCWD}	Nibble Mode CAS to WRITE Delay Time	20	—	20	—	25	—	ns	
t _{NRWL}	Nibble Mode WRITE Command to RAS Lead Time	20	—	20	—	25	—	ns	
t _{NCWL}	Nibble Mode WRITE Command to CAS Lead Time	20	—	20	—	25	—	ns	
t _{WTS}	Write Command Set-Up Time (Test Mode In)	10	—	10	—	10	—	ns	
t _{WTH}	Write Command Hold Time (Test Mode In)	10	—	10	—	10	—	ns	
t _{WRP}	WRITE to RAS Precharge Time (CAS before RAS Cycle)	10	—	10	—	10	—	ns	
t _{WRH}	WRITE to RAS Hold Time (CAS before RAS Cycle)	10	—	10	—	10	—	ns	

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATION CONDITIONS IN THE TEST MODE

(V_{CC} = 5V ± 10%, T_a = 0~70°C) (Note6, 7, 8)

SYMBOL	PARAMETER	TC514101AP/ AJ/ASJ/AZ-70		TC514101AP/ AJ/ASJ/AZ-80		TC514101AP/ AJ/ASJ/AZ-10		UNITS	NOTES
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
t _{RC}	Random Read or Write Cycle Time	135	–	155	–	185	–	ns	
t _{RMW}	Read-Modify-Write Cycle Time	160	–	180	–	215	–	ns	
t _{RAC}	Access Time from \overline{RAS}	–	75	–	85	–	105	ns	9,14,15
t _{CAC}	Access Time from \overline{CAS}	–	25	–	25	–	30	ns	9,14
t _{AA}	Access Time from Column Address	–	40	–	45	–	55	ns	9,15
t _{RAS}	\overline{RAS} Pulse Width	75	10,000	85	10,000	105	10,000	ns	
t _{RSH}	\overline{RAS} Hold Time	25	–	25	–	30	–	ns	
t _{CSH}	\overline{CAS} Hold Time	75	–	85	–	105	–	ns	
t _{CAS}	\overline{CAS} Pulse Width	25	10,000	25	10,000	30	10,000	ns	
t _{RAL}	Column Address to \overline{RAS} Lead Time	40	–	45	–	55	–	ns	
t _{CWD}	\overline{CAS} to \overline{WRITE} delay Time	25	–	25	–	30	–	ns	
t _{RWD}	\overline{RAS} to \overline{WRITE} Delay Time	75	–	85	–	105	–	ns	
t _{AWD}	Column Address to \overline{WRITE} Delay Time	40	–	45	–	55	–	ns	

CAPACITANCE (V_{CC} = 5V ± 10%, f = 1MHz, T_a = 0~70°C)

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C _{I1}	Input Capacitance (A0~A10, D _{IN})	–	5	pF
C _{I2}	Input Capacitance (\overline{RAS} , \overline{CAS} , \overline{WRITE})	–	7	
C _O	Output Capacitance (D _{OUT})	–	7	


NOTES:

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.
2. All voltages are referenced to V_{SS} .
3. I_{CC1} , I_{CC3} , I_{CC4} , I_{CC6} depend on cycle rate.
4. I_{CC1} , I_{CC4} depend on output loading. Specified values are obtained with the output open.
5. Column address can be changed once or less While $\overline{RAS}=V_{IL}$ and $\overline{CAS}=V_{IH}$.
6. An initial pause of 200 μ s is required after power-up followed by 8 \overline{RAS} only refresh cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 \overline{CAS} before \overline{RAS} refresh cycles instead of 8 \overline{RAS} only refresh cycles are required.
7. AC measurements assume $t_r=5$ ns.
8. V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
9. Measured with a load equivalent to 2 TTL loads and 100pF.
10. t_{OFF} (max.) defines the time at which the output achieves the open-circuit condition and is not referenced to output voltage levels.
11. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
12. These parameters are referenced to \overline{CAS} leading edge in early write cycles and to \overline{WRITE} leading edge in read-write cycles.
13. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) throughout the entire cycle; If $t_{RWD} \geq t_{RWD}(\text{min.})$, $t_{CWD} \geq t_{CWD}(\text{min.})$, $t_{AWD} \geq t_{AWD}(\text{min.})$ and $t_{CPWD} \geq t_{CPWD}(\text{min.})$ (Fast Page Mode), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
14. Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met.
 $t_{RCD}(\text{max.})$ is specified as a reference point only: If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
15. Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met.
 $t_{RAD}(\text{max.})$ is specified as a reference point only: If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10


TIMING WAVEFORMS

READ CYCLE




TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

WRITE CYCLE (EARLY WRITE)




TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

NIBBLE MODE READ CYCLE




NIBBLE MODE WRITE CYCLE(EARLY WRITE)




TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

NIBBLE MODE READ - MODIFY - WRITE



TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80
TC514101AP/AJ/ASJ/AZ-10


RAS ONLY REFRESH CYCLE




Note: WRITE = "H" or "L" A10 = "H" or "L"

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10


CAS BEFORE RAS REFRESH CYCLE



Note: A0~A10="H" or "L"  : "H" or "L"


TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

HIDDEN REFRESH CYCLE (READ)




TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

HIDDEN REFRESH CYCLE (WRITE)




TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10


CAS BEFORE RAS REFRESH COUNTER TEST CYCLE



TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

WRITE, CAS BEFORE RAS REFRESH CYCLE



Note: $D_{IN}, A_0 \sim A_{10} = "H" \text{ or } "L"$  : "H" or "L"

APPLICATION INFORMATION

ADDRESSING

The 22 address bits required to decode 1 of the 4,194,304 cell locations within the TC514101AP/AJ/ASJ/AZ are multiplexed onto the 11 address inputs and latched into the on-chip address latches by externally applying two negative going TTL-level clocks.

The first clock, the Row Address Strobe (\overline{RAS}), latches the 11 row address bits into the chip. The second clock, the Column Address Strobe (\overline{CAS}), subsequently latches the 11 column address bits into the chip. Each of these signals, \overline{RAS} , and \overline{CAS} , triggers a sequence of events which are controlled by different delayed internal clocks.

The two clock chains are linked together logically in such a way that the address multiplexing operation is done outside of the critical path timing sequence for read data access. The later events in the \overline{CAS} clock sequence are inhibited until the occurrence of a delayed signal derived from the \overline{RAS} clock chain. The "gated \overline{CAS} " feature allows the \overline{CAS} clock to be externally activated as soon as the Row Address Hold Time specification (t_{RAH}) has been satisfied and the address inputs have been changed from Row address to Column address information.

DATA INPUT/OUTPUT

Data to be written into a selected cell is latched into an on-chip register by a combination of \overline{WRITE} and \overline{CAS} while \overline{RAS} is active. The later of the signals (\overline{WRITE} or \overline{CAS}) to make its negative transition is the strobe for the Data In (D_{IN}) register. This permits several options in the write cycle timing. In a write cycle, if the \overline{WRITE} input is brought low (active) prior to \overline{CAS} , the D_{IN} is strobed by \overline{CAS} and the set-up and hold times are referenced to \overline{CAS} . If the input data is not available at \overline{CAS} time or if it is desired that the cycle be a read-write cycle, the \overline{WRITE} signal will be delayed until after \overline{CAS} has made its negative transition. In this "delayed write cycle" the data input set-up and hold times are referenced to the negative edge of \overline{WRITE} rather than \overline{CAS} . (To illustrate this feature, D_{IN} is referenced to \overline{WRITE} in the timing diagrams depicting the read-modify-write and nibble mode write cycles while the "early write" cycle diagram shows D_{IN} referenced to \overline{CAS}).

Data is retrieved from the memory in a read cycle by maintaining \overline{WRITE} in the inactive or high state throughout the portion of the memory cycle in which \overline{CAS} is active (low). Data read from the selected cell will be available at the output within the specified access time.


DATA OUTPUT CONTROL

The normal condition of the Data Output (D_{OUT}) of the TC514101AP/AJ/ASJ/AZ is the high impedance (open circuit) state. This is to say, anytime \overline{CAS} is at a high level, the D_{OUT} pin will be floating. The only time the output will turn on and contain either a logic 0 or logic 1 is at access time during a read cycle. D_{OUT} will remain valid from access time until \overline{CAS} is taken back to the inactive (high level) condition.

NIBBLE MODE

Nibble mode operation allows faster successive data operation on 4 bits. The first of 4 bits is accessed in the usual manner with read data coming out at t_{CAC} time. By keeping \overline{RAS} low, \overline{CAS} can be cycled up and then down, to read or write the next three pages at high data rate (faster than t_{CAC}). Row and column addresses need only be supplied for the first access of the cycles. From then on, the falling edge of \overline{CAS} will activate the next bit. After four bits have been accessed, the next bit will be the same as the first bit accessed (wrap-around method).

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10



Address A10 determines the starting point of the circular 4 bits nibble. Row A10 and column A10 provide the two binary bits needed to select one of four bits.

From then on, successive bits come out in a binary fashion; 00→01→10→11 with A10 row being the least significant address.

A nibble cycle can be a read, write, or delayed write cycle. Any combinations of reads and writes or late writes will be allowed. In addition, the circular wraparound will continue for as long as $\overline{\text{RAS}}$ is kept low.

$\overline{\text{RAS}}$ ONLY REFRESH

Refresh of the dynamic cell matrix is accomplished by performing a memory cycle at each of the 1024 row address (A0~A9) within each 16 millisecond time interval.


Although any normal memory cycle will perform the refresh operation, this function is most easily accomplished with "RAS-only" cycles.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH

$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refreshing available on the TC514101AP/AJ/ASJ/AZ offers an alternate refresh method. If $\overline{\text{CAS}}$ is held on low for the specified period (t_{CSR}) before $\overline{\text{RAS}}$ goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place. After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh operation.

HIDDEN REFRESH

An optional feature of the TC514101AP/AJ/ASJ/AZ is that refresh cycles may be performed while maintaining valid data at the output pin. This referred to as Hidden Refresh. Hidden Refresh is performed by holding $\overline{\text{CAS}}$ at V_{IL} and taking $\overline{\text{RAS}}$ high and after a specified precharge period (t_{RP}), executing a $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh cycle. (see Figure below)



This feature allows a refresh cycle to be "hidden" among data cycles without affecting the data availability.

$\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST

The internal refresh operation of TC514101AP/AJ/ASJ/AZ can be tested by $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. This cycle performs READ/WRITE operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8 $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycles as initialization cycles. The test procedure is as follows.

- ① Write "0" into all the memory cells at normal write mode.
- ② Select one certain column address and read "0" out and write "1" in each cell by performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST (READ-WRITE CYCLE) . Repeat this operation 1024 times.
- ③ Check "1" out of 1024 bits at normal read mode, which was written at ② .
- ④ Using the same column as ②, read "1" out and write "0" in each cell performing $\overline{\text{CAS}}$ BEFORE $\overline{\text{RAS}}$ REFRESH COUNTER TEST. Repeat this operation 1024 times.
- ⑤ Check "0" out of 1024 bits at normal read mode, which was written at ④ .
- ⑥ Perform the above ① to ⑤ to the complement data.

TC514101AP/AJ/ASJ/AZ-70, TC514101AP/AJ/ASJ/AZ-80 TC514101AP/AJ/ASJ/AZ-10

TEST MODE

The TC514101AP/AJ/ASJ/AZ is the RAM organized 4,194,304 words by 1 bit, it is internally organized 524,288 words by 8 bits. In "Test Mode", data are written into 8 sectors in parallel and retrieved the same way. A10R, A10C and A0C are not used. If, upon reading, all bits are equal (all "1"s or "0"s), the data output pin indicates a "1". If any of the bits differed, the data output pin would indicate shows the block diagram of TC514101AP/ASJ/AZ. In "Test Mode", the 4M DRAM can be tested as if it were a 512K DRAM.

"WRITE, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" puts the device "Test Mode". And " $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" or " $\overline{\text{RAS}}$ Only Refresh Cycle" puts it back into "Normal Mode". In the Test Mode, "WRITE, $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle" performs the refresh operation with the internal refresh address counter. The "Test Mode" function reduces test times (1/8 in case of N test pattern)

BLOCK DIAGRAM IN THE TEST MODE




Fig. 1