

2A, Ultra Low Dropout (0.24V Typical) Linear Regulator


Features

- Ultra Low Dropout
 - 0.24V (Typical) at 2A Output Current
- 0.8V Reference Voltage
- High Output Accuracy
 - ±1.5% Over Line, Load, and Temperature Range
- Fast Transient Response
- Adjustable Output Voltage
- Power-On-Reset Monitoring on Both VCNTL and VIN Pins
- Internal Soft-Start
- Current-Limit and Short Current-Limit Protections
- Thermal Shutdown with Hysteresis
- Open-Drain VOUT Voltage Indicator (POK)
- Low Shutdown Quiescent Current (< 30mA)
- Shutdown/Enable Control Function
- Simple SOP-8P Package with Exposed Pad
- Lead Free and Green Devices Available (RoHS Compliant)

Applications

- Motherboards, VGA Cards
- Notebook PCs
- Add-in Cards

Pin Configuration




= Exposed Pad (connected to ground plane for better heat dissipation)

General Description

The APL5920 is a 2A ultra low dropout linear regulator. The IC needs two supply voltages, one is a control voltage (V_{CNTL}) for the control circuitry, the other is a main supply Voltage(V_{IN}) for power conversion, to reduce power dissipation and provide extremely low dropout voltage. The APL5920 integrates many functions. A Power-On-Reset (POR) circuit monitors both supply voltages on V_{CNTL} and V_{IN} pins to prevent erroneous operations. The functions of thermal shutdown and current-limit protect the device against thermal and current over-loads. A POK indicates that the output voltage status with a delay time set internally. It can control other converter for power sequence. The APL5920 can be enabled by other power systems. Pulling and holding the EN voltage below 0.4V shuts off the output.

The APL5920 is available in a SOP-8P package which features small size as SOP-8 and an Exposed Pad to reduce the junction-to-case resistance to extend power range of applications.


Simplified Application Circuit



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.



Ordering and Marking Information



Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
V_{CNTL}	VCNTL Supply Voltage (VCNTL to GND)	-0.3 ~ 6	V
V_{IN}	VIN Supply Voltage (VIN to GND)	-0.3 ~ 6	V
V_{OUT}	VOUT to GND Voltage	-0.3 ~ V _{IN} +0.3	V
	POK to GND Voltage	-0.3 ~ 7	V
	EN, FB to GND Voltage	-0.3 ~ V _{CNTL} +0.3	V
P_D	Power Dissipation	Internally Limited	W
TJ	Maximum Junction Temperature	150	°C
T_{STG}	Storage Temperature Range	-65 ~ 150	°C
T_{SDR}	Maximum Lead Soldering Temperature, 10 Seconds	260	°C


Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
θ_{JA}	Junction-to-Ambient Resistance in Free Air (Note 2) SOP-8P	50	°C/W
θјс	Junction-to-Case Resistance in Free Air (Note 3) SOP-8P	20	°C/W

Note 2: θ_{1a} is measured with the component mounted on a high effective thermal conductivity test board in free air.

Note 3: The "Thermal Pad Temperature" is measured on the PCB copper area connected to the thermal pad of package.





Recommended Operating Conditions

Symbol		Parameter		
V _{CNTL}	VCNTL Supply Voltage		3.0 ~ 5.5	V
V_{IN}	VIN Supply Voltage		1.2 ~ 5.5	V
V_{OUT}	VOUT Output Voltage (when Vo	_{CNTL} -V _{OUT} >1.5V)	$0.8 \sim V_{IN} - V_{DROP}$	V
I _{OUT}	VOUT Output Current	0 ~ 2	Α	
R2	FB to GND		1k ~ 24k	Ω
		I _{OUT} = 2A at 25% nominal V _{OUT}	8 ~ 770	
C_OUT	VOUT Output Capacitance	I _{OUT} = 1A at 25% nominal V _{OUT}	8 ~ 1400	μF
		I _{OUT} = 0.5A at 25% nominal V _{OUT}	8 ~ 1700	1
ESR _{COUT}	ESR of VOUT Output Capacitor		0 ~ 200	mΩ
T _A	Ambient Temperature		-40 ~ 85	°C
TJ	Junction Temperature		-40 ~ 125	°C

Electrical Characteristics

Refer to the typical application circuits. These specifications apply over V_{CNTL} =5V, V_{IN} =1.8V, V_{OUT} =1.2V, and T_A = -40 ~ 85°C, unless otherwise specified. Typical values are at T_J =25°C.

Combat	Parameter		Total Constitions			APL5920		
Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit	
SUPPLY CU	IRRENT	,			•			•
I _{VCNTL}	VCNTL Supply Current	EN=VCNTL	, I _{OUT} =0A		-	1.0	1.5	mA
I _{SD}	VCNTL Supply Current at Shutdown	ent at EN=GND		-	20	30	μА	
	VIN Supply Current at Shutdown	EN=GND, V	′ _{IN} =5.5V		-	-	1	μА
POWER-ON	I-RESET (POR)	-				,	,	•
	Rising VCNTL POR Threshold				2.5	2.7	2.9	V
	VCNTL POR Hysteresis			-	0.4	-	V	
	Rising VIN POR Threshold				0.8	0.9	1.0	
	VIN POR Hysteresis			-	0.5	-	V	
OUTPUT VC	DLTAGE	*			•			•
V_{REF}	Reference Voltage	FB=VOUT,	I _{OUT} =10mA, 7	_j=25°C	0.792	0.8	0.808	V
	Output Voltage Accuracy	I _{OUT} = 0~2A,	T _J = -40~125	°C	-1.5	-	+1.5	%
	Load Regulation	I _{OUT} =0A ~2A			-	0.06	0.25	%
	Line Regulation	I _{OUT} =10mA,	V _{CNTL} =3.0 ~	5.5V	-0.15	-	+0.15	%/V
	VOUT Pull-Low Resistance	V _{CNTL} =3.3V, V _{EN} =0V, V _{OUT} <0.8V		-	85	-	Ω	
	FB Input Current	V _{FB} =0.8V		-100	-	100	nA	
DROPOUT \	VOLTAGES	•			•		•	
	VIN (= VOLIT Description)	V _{CNTL} =4.5V, V _{OUT} =2.5V T _J =25°C T _J =-40~125°C	T _J =25°C	-	0.26	0.32		
V_{DROP}	VIN-to-VOUT Dropout Voltage		T _J =-40~125°C	-	-	0.44	V	




Electrical Characteristics (Cont.)


Refer to the typical application circuits. These specifications apply over V_{CNTL} =5V, V_{IN} =1.8V, V_{OUT} =1.2V, and T_A = -40 ~ 85°C, unless otherwise specified. Typical values are at T_J =25°C.


0	Powerson Took Conditions				APL5920			
Symbol	Parameter	Test Conditions			Min.	Тур.	Max.	Unit
DROPOUT \	OLTAGES (CONT.)			•				
			\/ 4.0\/	T _J =25°C	-	0.25	0.30	
	VIN to VOLIT Bronout Voltons	V _{CNTL} =4.5V,	V _{OUT} =1.8V	T _J =-40~125°C	-	-	0.41	V
V_{DROP}	VIN-to-VOUT Dropout Voltage	I _{OUT} =2A	\/ 4.0\/	T _J =25°C	-	0.24	0.29	V
			V _{OUT} =1.2V	T _J =-40~125°C	-	-	0.39	
PROTECTIO	DNS					•		
	Command Limit Laval	T _J =25°C			3.0	3.6	4.3	_
I _{LIM}	Current-Limit Level	T _J = -40 ~ 12	:5°C		2.5	-	-	Α
I _{SHORT}	Short Current-Limit Level	V _{FB} <0.2V			-	0.8	-	Α
	Short Current-Limit Blanking Time	From beginning of soft-start			0.6	1.6	-	ms
T _{SD}	Thermal Shutdown Temperature	T _J rising			-	170	-	°C
	Thermal Shutdown Hysteresis				-	50	-	°C
ENABLE AN	ID SOFT-START	•				•	•	
	EN Logic High Threshold Voltage	V _{EN} rising			0.5	0.8	1.1	V
	EN Hysteresis				-	80	-	mV
	EN Pull-High Current	EN=GND			-	5	-	μΑ
T _{SS}	Soft-Start Interval				0.3	0.6	1	ms
POWER-OK	AND DELAY	•				•		
V _{THPOK}	Rising POK Threshold Voltage	V _{FB} rising		90	92	94	%	
	POK Threshold Hysteresis			-	8	-	%	
	POK Pull-Low Voltage	POK sinks 5mA		-	0.25	0.4	V	
	POK Denounce Interval	V _{FB} <falling f<="" td=""><td>OK voltage</td><td>hreshold</td><td>-</td><td>10</td><td>-</td><td>μs</td></falling>	OK voltage	hreshold	-	10	-	μs
	POK Delay Time	From V _{FB} =V _{THPOK} to rising edge of the V _{POK}			1	2	4	ms





Typical Operating Characteristics




















Typical Operating Characteristics (Cont.)












Operating Waveforms


Refer to the typical application circuit. The test condition is V_{IN} =1.5V, V_{CNTL} =5V, V_{OUT} =1.2V, T_{A} = 25°C unless otherwise specified.



 $C_{OUT} = 10 \mu F, C_{IN} = 10 \mu F, R_{L} = 0.6 \Omega$


CH1: V_{CNTL}, 5V/Div, DC CH2: V_{IN}, 1V/Div, DC CH3: V_{OUT}, 1V/Div, DC CH4: V_{POK}, 5V/Div, DC

TIME: 5ms/Div



$$\begin{split} & C_{OUT} {=} 10 \mu F, \ C_{IN} {=} 10 \mu F, \ R_{L} {=} 0.6 \Omega \\ & CH1: \ V_{CNTL}, \ 5 V/Div, \ DC \\ & CH2: \ V_{IN}, \ 1 V/Div, \ DC \\ & CH2: \ V_{IN}, \ 1 V/Div, \ DC \\ \end{split}$$
CH3: V_{OUT}, 1V/Div, DC CH4: V_{POK}, 5V/Div, DC TIME: 10ms/Div


Load Transient Response



 $I_{\text{OUT}}\!\!=\!\!10\text{mA}$ to 2A to 10mA (rise / fall time = 1µs)

 $C_{OUT} = 10 \mu F, C_{IN} = 10 \mu F$ CH1: V_{OUT}, 50mV/Div, AC CH4: I_{OUT}, 1A/Div, DC TIME: 20µs/Div

Over Current Protection



 $\boldsymbol{C}_{\text{OUT}} {=} 10 \mu\text{F}, \, \boldsymbol{C}_{\text{IN}} {=} 10 \mu\text{F}, \, \boldsymbol{I}_{\text{OUT}} {=} 1\text{A to } 3.4\text{A}$


CH1: V_{OUT}, 1V/Div, DC CH4: I_{OUT}, 1A/Div, DC TIME: 0.2ms/Div




Operating Waveforms (Cont.)

Refer to the typical application circuit. The test condition is V_{IN} =1.5V, V_{CNTL} =5V, V_{OUT} =1.2V, T_{A} = 25°C unless otherwise specified.

Shutdown



 $\begin{array}{l} C_{OUT} \! = \! 10 \mu F, \, C_{IN} \! = \! 10 \mu F, \, R_L \! = \! 0.6 \Omega \\ CH1: \, V_{EN}, \, 5 V/Div, \, DC \\ CH2: \, V_{OUT}, \, 1 V/Div, \, DC \\ CH3: \, V_{POK}, \, 5 V/Div, \, DC \\ CH4: \, I_{OUT}, \, 2 A/Div, \, DC \\ TIME: \, 5 \mu s/Div \end{array}$




 $\begin{array}{l} C_{\text{OUT}} \! = \! 10 \mu \text{F}, \, C_{\text{IN}} \! = \! 10 \mu \text{F}, \, R_{\text{L}} \! = \! 0.6 \Omega \\ \text{CH1: V}_{\text{EN'}}, \, 5 \text{V/Div, DC} \\ \text{CH2: V}_{\text{OUT'}}, \, 1 \text{V/Div, DC} \\ \text{CH3: V}_{\text{POK'}}, \, 5 \text{V/Div, DC} \\ \text{CH4: I}_{\text{OUT'}}, \, 2 \text{A/Div, DC} \\ \text{TIME: 0.5ms/Div} \end{array}$



Pin Description


Pi	IN	FUNCTION
NO.	NAME	FUNCTION
1	POK	Power-OK signal output pin. This pin is an open-drain output used to indicate the status of output voltage by sensing FB voltage. This pin is pulled low when output voltage is not within the Power-OK voltage window.
2	EN	Active-high enable control pin. Applying and holding the voltage on this pin below the enable voltage threshold shuts down the output. When re-enabled, the IC undergoes a new soft-start process. When left this pin open, an internal pull-up current (5μA typical) pulls the EN voltage and enables the regulator.
3	VIN	Main supply input pin for voltage conversions. A decoupling capacitor (≥10μF recommended) is usually connected near this pin to filter the voltage noise and improve transient response. The voltage on this pin is monitored for Power-On-Reset purpose
4	VCNTL	Bias voltage input pin for internal control circuitry. Connect this pin to a voltage source (+5V recommended). A decoupling capacitor (1µF typical) is usually connected near this pin to filter the voltage noise. The voltage at this pin is monitored for Power-On-Reset purpose.
5	NC	No Connection.
6	VOUT	Output pin of the regulator. Connecting this pin to load and output capacitors (10µF at least) is required for stability and improving transient response. The output voltage is programmed by the resistor-divider connected to FB pin. The VOUT can provide 2A (max.) load current to loads. During shutdown, the output voltage is quickly discharged by an internal pull-low MOSFET.
7	FB	Voltage Feedback Pin. Connecting this pin to an external resistor divider receives the feedback voltage of the regulator.
8	GND	Ground pin of the circuitry. All voltage levels are measured with respect to this pin.
Exposed Pad	-	P-Type Substrate connection of the chip. Connect this pad to system ground plane for good thermal conductivity.

Block Diagram





Typical Application Circuit



10μF: GRM31MR60J106KE19 Murata



Function Description

Power-On-Reset

A Power-On-Reset (POR) circuit monitors both of supply voltages on VCNTL and VIN pins to prevent wrong logic controls. The POR function initiates a soft-start process after both of the supply voltages exceed their rising POR voltage thresholds during powering on. The POR function also pulls low the POK voltage regardless of the output status when one of the supply voltages falls below its falling POR voltage threshold.

Internal Soft-Start

An internal soft-start function controls rise rate of the output voltage to limit the current surge during start-up. The typical soft-start interval is about 0.6ms.

Output Voltage Regulation

An error amplifier working with a temperature-compensated 0.8V reference and an output NMOS regulates output to the preset voltage. The error amplifier is designed with high bandwidth and DC gain provides very fast transient response and less load regulation. It compares the reference with the feedback voltage and amplifies the difference to drive the output NMOS which provides load current from VIN to VOUT.

Current-Limit Protection

The APL5920 monitors the current flowing through the output NMOS and limits the maximum current to prevent load and APL5920 from damages during current overload conditions.

Short Current-Limit Protection

The short current-limit function reduces the current-limit level down to 0.8A (typical) when the voltage on FB pin falls below 0.2V (typical) during current overload or short-circuit conditions.

The short current-limit function is disabled for successful start-up during soft-start.

Thermal Shutdown

A thermal shutdown circuit limits the junction temperature of APL5920. When the junction temperature exceeds +170°C, a thermal sensor turns off the output NMOS, allowing the device to cool down. The regulator regulates the output again through initiation of a new soft-start process after the junction temperature cools by 50°C, resulting in a pulsed output during continuous thermal overload conditions. The thermal shutdown is designed with a 50°C hysteresis to lower the average junction temperature during continuous thermal overload conditions, extending lifetime of the device.

For normal operation, the device power dissipation should be externally limited so that junction temperatures will not exceed +125°C.

Enable Control

The APL5920 has a dedicated enable pin (EN). A logic low signal applied to this pin shuts down the output. Following a shutdown, a logic high signal re-enables the output through initiation of a new soft-start cycle. When left open, this pin is pulled up by an internal current source (5 μ A typical) to enable normal operation. It's not necessary to use an external transistor to save cost.

Power-OK and Delay

The APL5920 indicates the status of the output voltage by monitoring the feedback voltage (V $_{\rm FB}$) on FB pin. As the V $_{\rm FB}$ rises and reaches the rising Power-OK voltage threshold (V $_{\rm THPOK}$), an internal delay function starts to work. At the end of the delay time, the IC turns off the internal NMOS of the POK to indicate the output is ok. As the V $_{\rm FB}$ falls and reaches the falling Power-OK voltage threshold, the IC turns on the NMOS of the POK (after a debounce time of $10\mu s$ typical).



Application Information

Power Sequencing

The power sequencing of VIN and VCNTL is not necessary to be concerned. However, do not apply a voltage to VOUT for a long time when the main voltage applied at VIN is not present. The reason is the internal parasitic diode from VOUT to VIN conducts and dissipates power without protections due to the forward-voltage.

Output Capacitor

The APL5920 requires a proper output capacitor to maintain stability and improve transient response. The output capacitor selection is dependent upon ESR (equivalent series resistance) and capacitance of the output capacitor over the operating temperature.

Ultra-low-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors) can all be used as output capacitors.

During load transients, the output capacitors which is depending on the stepping amplitude and slew rate of load current, are used to reduce the slew rate of the current seen by the APL5920 and help the device to minimize the variations of output voltage for good transient response. For the applications with large stepping load current, the low-ESR bulk capacitors are normally recommended.

Decoupling ceramic capacitors must be placed at the load and ground pins as close as possible and the impedance of the layout must be minimized.

Input Capacitor

The APL5920 requires proper input capacitors to supply current surge during stepping load transients to prevent the input voltage rail from dropping. Because the parasitic inductor from the voltage sources or other bulk capacitors to the VIN pin limit the slew rate of the surge currents, more parasitic inductance needs more input capacitance.

Ultra-low-ESR capacitors (such as ceramic chip capacitors) and low-ESR bulk capacitors (such as solid tantalum, POSCap, and Aluminum electrolytic capacitors can all be used as an input capacitor of VIN. For most applications, the recommended input capacitance of VIN is $10\mu F$ at least. However, if the drop of the input voltage

is not cared, the input capacitance can be less than $10\mu F$. More capacitance reduces the variations of the supply voltage on VIN pin.

Setting The Output Voltage

The output voltage is programmed by the resistor divider connected to FB pin. The preset output voltage is calculated by the following equation:

Vout =
$$0.8 \cdot \left(1 + \frac{R1}{R2}\right)$$
(V)

where R1 is the risistor connected from VOUT to FB with Kelvin sensing connection and R2 is the risistor connected from FB to GND. A bypass capacitor(C1) may be connected with R1 in parallel to improve load transient response and stability.

Layout Consideration (See Figure 1)

- 1. Please solder the Exposed Pad on the system ground pad on the top-layer of PCBs. The ground pad must have wide size to conduct heat into the ambient air through the system ground plane and PCB as a heat sink.
- 2. Please place the input capacitors for VIN and VCNTL pins near the pins as close as possible for decoupling high-frequency ripples.
- 3. Ceramic decoupling capacitors for load must be placed near the load as close as possible for decoupling highfrequency ripples.
- 4. To place APL5920 and output capacitors near the load reduces parasitic resistance and inductance for excellent load transient response.
- 5. The negative pins of the input and output capacitors and the GND pin must be connected to the ground plane of the load.
- 6. Large current paths, shown by bold lines on the figure
- 1, must have wide tracks.
- 7. Place the R1, R2, and C1 (option) near the APL5920 as close as to avoid noise coupling.
- 8. Connect the ground of the R2 to the GND pin by using a dedicated track.
- 9. Connect the one pin of the R1 to the load for Kelvin sensing.
- 10. Connect one pin of the C1 (option) to the VOUT pin for reliable feedback compensation.



Application Information (Cont.)

Layout Consideration (See Figure 1) (Cont.)

C_{CNTL} VCNTL VIN APL5920 VOUT C₁ C_{OUT} C_{OUT} C_{OUT} Load R2

Figure 1.

Thermal Consideration

Refer to the figure 2, the SOP-8P is a cost-effective package featuring a small size like a standard SOP-8 and a bottom exposed pad to minimize the thermal resistance of the package, being applicable to high current applications. The exposed pad must be soldered to the top-layer ground plane. It is recommended to connect the top-layer ground pad to the internal ground plan by using vias. The copper of the ground plane on the top-layer conducts heat into the PCB and ambient air. Please enlarge the area of the top-layer pad and the ground plane to reduce the case-to-ambient resistance (θ_{CA}).





Figure 2.


Recommanded Minimum Footprint





Package Information

SOP-8P




Ş	SOP-8P					
% ≻∑ ВО_	MILLIMETERS		INC	HES		
5	MIN.	MAX.	MIN.	MAX.		
Α		1.60		0.063		
A1	0.00	0.15	0.000	0.006		
A2	1.25		0.049			
b	0.31	0.51	0.012	0.020		
С	0.17	0.25	0.007	0.010		
D	4.80	5.00	0.189	0.197		
D1	2.50	3.50	0.098	0.138		
E	5.80	6.20	0.228	0.244		
E1	3.80	4.00	0.150	0.157		
E2	2.00	3.00	0.079	0.118		
е	1.27 BSC		0.05	0 BSC		
h	0.25	0.50	0.010	0.020		
L	0.40	1.27	0.016	0.050		
θ	0°C	8°C	0°C	8°C		

Note: 1. Followed from JEDEC MS-012 BA.

- 2. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 6 mil per side .
- 3. Dimension "E" does not include inter-lead flash or protrusions. Inter-lead flash and protrusions shall not exceed 10 mil per side.



Carrier Tape & Reel Dimensions



Application	Α	H	T1	C	d	D	W	E1	F
	330.0 ±2.00	50 MIN.	12.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	12.0 ±0.30	1.75 ±0.10	5.5 ± 0.05
SOP-8P	P0	P1	P2	D0	D1	T	A0	В0	K0
	4.0 ± 0.10	8.0 ± 0.10	2.0 ±0.05	1.5+0.10 -0.00	1.5 MIN.	0.6+0.00 -0.40	6.40 ±0.20	5.20 ±0.20	2.10 ±0.20

(mm)

Devices Per Unit


Package Type	Unit	Quantity
SOP- 8P	Tape & Reel	2500




Taping Direction Information

SOP-8P





Classification Profile





Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly				
Preheat & Soak Temperature min (T _{smin}) Temperature max (T _{smax}) Time (T _{smin} to T _{smax}) (t _s)	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds				
Average ramp-up rate (T _{smax} to T _P)	3 °C/second max.	3°C/second max.				
Liquidous temperature (T _L) Time at liquidous (t _L)	183 °C 60-150 seconds	217 °C 60-150 seconds				
Peak package body Temperature (T _p)*	See Classification Temp in table 1	See Classification Temp in table 2				
Time $(t_P)^{**}$ within 5°C of the specified classification temperature (T_c)	20** seconds	30** seconds				
Average ramp-down rate (T _p to T _{smax})	6 °C/second max.	6 °C/second max.				
Time 25°C to peak temperature	6 minutes max.	8 minutes max.				
* Tolerance for peak profile Temperature (T _D) is defined as a supplier minimum and a user maximum.						

Tolerance for peak profile Temperature (Tp) is defined as a supplier minimum and a user maximum.

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm³
Thickness	<350	³350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package	Volume mm ³	Volume mm ³	Volume mm ³
Thickness	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ T _j =125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
НВМ	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 _{tr} 100mA

^{**} Tolerance for time at peak profile temperature (tp) is defined as a supplier minimum and a user maximum.



Customer Service

Anpec Electronics Corp.

Head Office:

No.6, Dusing 1st Road, SBIP, Hsin-Chu, Taiwan, R.O.C. Tel: 886-3-5642000 Fax: 886-3-5642050

Taipei Branch:

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd., Sindian City, Taipei County 23146, Taiwan

Tel: 886-2-2910-3838 Fax: 886-2-2917-3838