Product specification



FDN352AP

Features

- -1.3 A, -30V $R_{DS(ON)} = 180 \text{ m}\Omega @ V_{GS} = -10V$
- -1.1 A, -30 V $R_{\text{DS(ON)}} = 300 \text{ m}\Omega @ \text{V}_{\text{GS}} = -4.5 \text{V}$
- High performance trench technology for extremely low $R_{DS(ON)}$.
- High power version of industry Standard SOT-23 package. Identical pin-out to SOT-23 with 30% higher power handling capability.

Applications

Notebook computer power management

General Description

This P-Channel Logic Level MOSFET is produced using Fairchild Semiconductor advanced Power Trench process that has been especially tailored to minimize the on-state resistance and yet maintain low gate charge for superior switching performance.

These devices are well suited for low voltage and battery powered applications where low in-line power loss is needed in a very small outline surface mount package.





Absolute Maximum Ratings $T_A = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Ratings	Units			
V _{DSS}	Drain-Source Voltage	-30	V			
V _{GSS}	Gate-Source Voltage	±25	V			
I _D	Drain Current – Continuous	-1.3	A			
	– Pulsed	-10				
P _D	Power Dissipation for Single Operation	0.5	W			
		0.46				
T _J , T _{STG}	Operating and Storage Junction Temperature Range	-55 to +150	°C			
Thermal Characteristics						
R _{0JA}	Thermal Resistance, Junction-to-Ambient	250	°C/W			
R _{θJC}	Thermal Resistance, Junction-to-Case	75				

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
52AP	FDN352AP	7"	8mm	3000 units





FDN352AP

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Charac	teristics					
BV _{DSS}	Drain–Source Breakdown Voltage	$V_{GS} = 0 V, I_D = -250 \mu A$	-30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, Referenced to 25°C		-17		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-1	μA
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 25 V, V_{DS} = 0 V$			±100	nA
On Charac	teristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = -250 \ \mu A$	-0.8	-2.0	-2.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \ \mu\text{A}$, Referenced to 25°C		4		mV/°C
R _{DS(on)}	Static Drain–Source On–Resistance	$ \begin{array}{l} V_{GS} = -10 \; V, \; I_D = -1.3 \; A \\ V_{GS} = -4.5 \; V, \; I_D = -1.1 \; A \\ V_{GS} = -4.5 \; V, \; I_D = -1.1 \; A, \; T_J = 125^\circ C \end{array} $		150 250 330	180 300 400	mΩ
9 _{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V}, \text{ I}_{D} = -0.9 \text{ A}$		2.0		S
Dynamic C	Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, \text{ f} = 1.0 \text{ MHz}$		150		pF
C _{oss}	Output Capacitance			40		pF
C _{rss}	Reverse Transfer Capacitance			20		pF
Switching	Characteristics					
t _{d(on)}	Turn–On Delay Time	$V_{DD} = -10 \text{ V}, \text{ I}_{D} = -1 \text{ A},$ $V_{GS} = -10 \text{ V}, \text{ R}_{GEN} = 6 \Omega$		4	8	ns
t _r	Turn–On Rise Time			15	28	ns
t _{d(off)}	Turn–Off Delay Time			10	18	ns
t _f	Turn–Off Fall Time			1	2	ns
Qg	Total Gate Charge	$V_{DS} = -10V, I_D = -0.9 \text{ A}, V_{GS} = -4.5 \text{ V}$		1.4	1.9	nC
Q _{gs}	Gate-Source Charge			0.5		nC
Q _{gd}	Gate-Drain Charge			0.5		nC
Drain-Sou	irce Diode Characteristics and Maximum Ra	atings				
I _S	Maximum Continuous Drain-Source Diode Fo	orward Current			-0.42	A
V _{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 V, I_{S} = -0.42 A$		-0.8	-1.2	V
t _{rr}	Diode Reverse Recovery Time	$I_{F} = -3.9 \text{ A},$		17		ns
Q _{rr}	Diode Reverse Recovery Charge	dI _F /dt = 100 A/µs		7		nC