LMU112

FEATURES

- ☐ 50 ns Worst-Case Multiply Time
- ☐ Low Power CMOS Technology
- ☐ Replaces TRW MPY112K
- ☐ Two's Complement or Unsigned Operands
- ☐ Three-State Outputs
- ☐ Available Screened to MIL-STD-883, Class B
- ☐ Package Styles Available:
 - 48-pin Plastic DIP
 - 48-pin Sidebraze, Hermetic DIP
 - 52-pin Plastic LCC, J-lead

DESCRIPTION


The LMU112 is a high-speed, low power, 12-bit parallel multiplier built using advanced CMOS technology. The LMU112 is pin and functionally compatible with TRW's MPY112K.

The A and B input operands are loaded into their respective registers on the rising edge of the separate clock inputs (CLK A and CLK B). Two's complement or unsigned magnitude operands are accommodated via the operand control bit, TC, which is loaded along with the B operands. The operands are specified

to be in two's complement format when TC is asserted and unsigned magnitude when TC is de-asserted. Mixed mode operation is not allowed.

For two's complement operands, the 17 most significant bits at the output of the asynchronous multiplier array are shifted one bit position to the left. This is done to discard the redundant copy of the sign-bit, which is in the most significant bit position, and extend the bit precision by one bit. The result is then truncated to the 16 MSB's and loaded into the output register on the rising edge of CLK B.

The contents of the output register are made available via three-state buffers by asserting \overrightarrow{OE} . When \overrightarrow{OE} is deasserted, the outputs (R23–R8) are in the high impedance state.





DEVICES INCORPORATED

Logic Products

T-45-07

Fractional Two's Complement (TC = 1) 11 10 9 2 1 0 -2º 2-1 2-2 2-9 2-10 2-11 (Sign) Integer Two's Complement (TC = 1) 11 10 9 2 1 0 -2º 2-1 2-2 2-9 2-10 2-11 (Sign) 11 10 9 2 1 0 -2' 1 2' 2' 2' 2' 2' 2' 2' (Sign) 11 10 9 2 2 1 0 -2' 2' 2' 2' 2' 2' 2' 2' (Sign)	
-2° 2-1 2-2 2-9 2-1° 2-11	
(Sign) (Sign) Integer Two's Complement (TC = 1) 11 10 9 2 1 0 -211 210 29 22 21 20 -211 210 29 22 21 20	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
-211 210 29 22 21 20 -211 210 29 22 21 20	
1.00	
Unsigned Fractional (TC = 0)	
11 10 9 3 2 1 0 11 10 9 3 2 1 0	

	<u>. </u>	·				Uns	signed integer (TC	= 0)							
11	10	9	#	2	1	0		11	10	9	₩	2	1	0	
211	210	29		2 ²	21	20	•	211	210	29		22	21	2°	

		трит Гонмата
	LSP	MSP
	's Complement	Fractional Tv
	11 10 9 8	23 22 21 ₩ 14 13 12
÷	_2-122-132-142-15 (Sign)	2° 2-1 2-2 2-9 2-1° 2-11 (Sign)
	Complement	Integer Two
	11 10 9 8 2 ¹⁰ 2 ⁹ 2 ⁶ 2 ⁷	23 22 21 14 13 12 -2 ²² 2 ²¹ 2 ²⁰ 2 ¹² 2 ¹² 2 ¹¹ (Sign)
	Fractional —————	Unsigne
	11 10 9 8 2-13 2-142-162-16	23 22 21 14 13 12 2-1 2-2 2-3 2-10 2-11 2-12
	d Integer	23 22 21 🗰 14 13 12
_	11 10 9 8 2 ¹¹ 2 ¹⁰ 2 ⁹ 2 ⁸	23 22 21 14 13 12 223 222 221 214 213 212



T-45-07

LMU112

Storage temperature	65°C to +150°C
Operating ambient temperature	55°C to +125°C
Vcc supply voltage with respect to ground	
Input signal with respect to ground	
Signal applied to high impedance output	3.0 V to +7.0 V
Output current into low outputs	

OPERATING CONDITIONS To meet spe	acified electrical and switching charact	teristics
Mode	Temperature Range (Ambient)	Supply Voltage
Active Operation, Commercial	0°C to +70°C	4.75 V ≤ Vcc ≤ 5,25 V
Active Operation, Military	-55°C to +125°C	4.50 V ≤ Vcc ≤ 5.50 V


	CAL CHARACTERISTICS O	to operating opticitions		l	T	**************************************
Symbol	Parameter	Test Condition	Min	Тур	Max	Unit
Vон	Output High Voltage	IOH = -2.0 mA	3.5			٧
V OL	Output Low Voltage	IOL = 8.0 mA			0.5	V
V IH	Input High Voltage		2.0		Vcc	٧
VIL	Input Low Voltage	(Note 3)	0.0		0.8	٧
ñΧ	Input Current	Ground ≤ ViN ≤ Vcc			±20	μА
loz	Output Leakage Current	Ground ≤ Vout ≤ Vcc			±20	μА
ios	Output Short Current	Vout = Ground, Vcc = Max (Notes 4, 8)			-250	mA
ICC1	Vcc Current, Dynamic	(Notes 5, 6)		10	20	mA
loc2	Vcc Current, Quiescent	(Note 7)	-	<u></u>	1,0	mA



	ERISTICS

			LMU112-					
			50	50				
Symbol	Parameter	Min	Mex	Min	Mex			
tMC	Multiply Time (Clocked)		60		50			
to	Output Delay		- 25		25			
tena	Output Enable Time (Note 11)	-	25		25			
tois	Output Disable Time (Note 11)		25		25			
tpw	Clock Pulse Width	15		15				
tH	Input Register Hold Time	0		0				
ts	Input Register Setup Time	15		15				

			LMU112-					
			65					
Symbol	Parameter	Min	Mex	Min	Mex			
tMC	Multiply Time (Clocked)		65	<u> </u>	55			
to	Output Delay		30		30			
tena	Output Enable Time (Note 11)		30		30			
tois	Output Disable Time (Note 11)		30		30			
t PW	Clock Pulse Width	20		20				
tH	Input Register Hold Time	0		0				
ts	Input Register Setup Time	15		15				





DEVICES INCORPORATED

= Logic Products

NOTES

1. Maximum Ratings indicate stress specifications only. Functional operation of these products at values beyond those indicated in the Operating Conditions table is not implied. Exposure to maximum rating conditions for extended periods may affect reliability.

2. The products described by this specification include internal circuitry designed to protect the chipfrom damaging substrate injection currents and accumulations of static charge. Nevertheless, conventional precautions should be observed during storage, handling, and use of these circuits in order to avoid exposure to excessive electrical stress values.

3. This device provides hard clamping of transient undershoot and overshoot. Input levels below ground or above VCC will be clamped beginning at -0.6 V and VCC + 0.6 V. The device can withstand indefinite operation with inputs in the range of -3.0 V to +7.0 V. Device operation will not be adversely affected, however, input current levels will be well in excess of 100 mA.

4. Duration of the output short circuit should not exceed 30 seconds.

5. Supply current for a given application can be accurately approximated by:

NCV²F

where

N = total number of device outputs

C = capacitive load per output

V = suppy voltage

F = clock frequency

6. Tested with all outputs changing every cycle and no load, at a 5 MHz clock rate.

7. Tested with all inputs within 0.1 V of VCC or Ground, no load.

8. These parameters are guaranteed but not 100% tested.

9. AC specifications tested with input transition times less than 3 ns, output reference levels of 1.5 V (except tEN/tDIS test) and input levels of nominally 0 to 3.0 V. Output loading is a resistive divider which provides for specified IOL and IOH plus 30 pF capacitance.

This device has high speed outputs capable of large instantaneous current pulses and fast turn-on/turn-off times. As a result, care must be exercised in the testing of this device. The following measures are recommended:


a. A 0.1 μ F ceramic capacitor should be installed between VCC and Ground leads as close to the Device Under Test (DUT) as possible. Similar capacitors should be installed between device VCC and the tester common, and device ground and tester common.

 b. Ground and VCC supply planes must be brought directly to the DUT socket or contactor fingers.

c. Input voltages should be adjusted to compensate for inductive ground and VCC noise to maintain required DUT input levels relative to the DUT ground pin.

10. Each parameter is shown as a minimum or maximum value. Input requirements are specified from the point of view of the external system driving the chip. Setup time, for example, is specified as a minimum since the external system must supply at least that much time to meet the worst-case requirements of all parts. Responses from the internal circuitry are specified from the point of view of the device. Output delay, for example, is specified as a maximum since worst-case operation of any device always provides data within that time.

11. Transition is measured ±200 mV from steady-state voltage with specified loading.



Logic

Logic Products