

THREE PHASE BRIDGE 3003 MOSFET POWER MODULE

4707 Dey Road Liverpool, N.Y. 13088


FEATURES:

- Pin Compatible with MPM3003
- P and N Channel MOSFETs for Ease of Drive
- · Isolated Package for Direct Heat Sinking, Excellent Thermal Conductivity
- Avalanche Rated Devices
- · Interfaces Directly with Most Brushless Motor Drive IC's
- · 55 Volt, 10 Amp Full Three Phase Bridge

DESCRIPTION:

The MSK 3003 is a three phase bridge power circuit packaged in a space efficient isolated ceramic tab power SIP package. Consisting of P-Channel MOSFETs for the top transistors and N-Channel MOSFETs for the bottom transistors, the MSK 3003 will interface directly with most brushless motor drive IC's without special gate driving requirements. The MSK 3003 uses M.S.Kennedy's proven power hybrid technology to bring a cost effective high performance circuit for use in today's sophisticated servo motor and disk drive systems. The MSK 3003 is a replacement for the MPM3003 with only minor differences in mechanical specifications.

EQUIVALENT SCHEMATIC




TYPICAL APPLICATIONS

- Three Phase Brushless DC Motor Servo Control
- Disk Drive Spindle Control
- Fin Actuator Control
- Az-El Antenna Control

PIN-OUT INFORMATION

1	Source 2,4,6	12	Source 1,3,5	
2	Gate 2	11	Source 1,3,5	
3	Gate 1	10	Gate 5	
4	Drain 1,2	9	Drain 5,6	
5	Gate 4	8	Gate 6	
6	Drain 3,4	7	Gate 3	



(315) 701-6751

ABSOLUTE MAXIMUM RATINGS

VDSS	Drain to Source Voltage
Vdgdr	Drain to Gate Voltage
	$(RGS = 1M\Omega)$
Vgs	Gate to Source Voltage
	(Continuous)±20V MAX
D	Continuous Current
ldм	Pulsed Current
	Single Pulse Avalanche Energy
	(Q1,Q4)71mJ
	(Q2,Q3)

ELECTRICAL SPECIFICATIONS

ТJ	JunctionTemperature	+175°C MAX
Тѕт	Storage Temperature	55°C to +150°C
Тс	Case Operating Temperature Range	-55°C to +125°C

Tld	Lead Temperature Range	
	(10 Seconds Lead Only)	
RTH-JC Thermal Resistance (Junction to Case)		
	P-Channel @ 25°C	
	P-Channel @ 125°C	

Bauana		MSK3003			
Parameter	Test Conditions ④	Min.	Тур.	Max.	Units
Drain-Source Breakdown Voltage	Vgs=0 lp=0.25mA (All Transistors)	55	-	-	V
Drain-Source Leakage Current	VDS=55V VGS=0V (Q2,Q4,Q6)	-	-	25	μA
Drain-Source Leakage Current	$V_{DS} = -55V V_{GS} = 0V (Q1, Q3, Q5)$	-	-	-25	μA
Gate-Source Leakage Current	$V_{GS} = \pm 20V V_{DS} = 0$ (All Transistors)	-	-	±100	nA
Cate Source Threshold Voltage	$V_{DS} = V_{GS}$ ID = 250 μ A (Q2,Q4,Q6)	2.0	-	4.5	V
Gate-Source Threshold Voltage	$V_{DS} = V_{GS}$ ID = 250 μ A (Q1,Q3,Q5)	-2.0	-	-4.5	V
Drain-Source On Resistance (2)	Vgs = 10V ID = 10A (Q2,Q4,Q6)	-	-	0.15	Ω
	Vgs=-10V ID=-7.2A (Q1,Q3,Q5)	-	-	0.28	Ω
Drain Source On Begintenes	Vgs = 10V ID = 10A (Q2,Q4,Q6)	-	-	0.07	Ω
Drain-Source On Resistance (3)	Vgs = 10V ID = -7.2A (Q1,Q3,Q5)	-	-	0.175	Ω
Forward Transconductorias	VDS = 25V ID = 10A (Q2,Q4,Q6)	4.5	-	-	S
Forward Transconductance (1)	VDS=-25V ID=-7.2A (Q1,Q3,Q5)	2.5	-	-	S
N-Channel (Q2,Q4,Q6)					
Total Gate Charge ①	ID = 10A	-	-	20	nC
Gate-Source Charge ①	VDS = 44V	-	-	5.3	nC
Gate-Drain Charge 🕕	Vgs = 10V	-	-	7.6	nC
Turn-On Delay Time ①	VDD = 28V	-	4.9	-	nS
Rise Time ①	ID = 10A	-	34	-	nS
Turn-Off Delay Time (1)	$R_G = 24\Omega$	-	19	-	nS
Fall Time (1)	$R_D = 2.6\Omega$	-	27	-	nS
Input Capacitance ①	V _{GS} =0V	-	370	-	pF
Output Capacitance ①	VDS = 25V	-	140	-	pF
Reverse Transfer Capacitance (1)	f = 1MHz	-	65	-	pF
P-CHANNEL (Q1,Q3,Q5)	·				
Total Gate Charge ①	ID=-7.2A	-	-	19	nC
Gate-Source Charge ①	V _{DS} = -44V	-	-	5.1	nC
Gate-Drain Charge ①	V _{GS} = -10V	-	-	10	nC
Turn-On Delay Time ①	VDD = -28V	-	13	-	nS
Rise Time ①	ID=-7.2A	-	55	-	nS
Turn-Off Delay Time ①	$R_G = 24\Omega$	-	23	-	nS
Fall Time ①	R _D = 3.7Ω	-	37	-	nS
Input Capacitance ①	V _{GS} =0V	-	350	-	pF
Output Capacitance ①	Vds = -25V	-	170	-	pF
Reverse Transfer Capacitance ①	f = 1MHz	-	92	-	pF
BODY DIODE	•				
Forward On Violtage	Is=10A Vgs=0V (Q2,Q4,Q6)	-	1.3	-	V
Forward On Voltage $\textcircled{1}$	Is=-7.2A VGS=0V (Q1,Q3,Q5)	-	-1.6	-	V
December 7 (1)	Is = 10A di/dt = 100A/µS (Q2,Q4,Q6)	-	56	83	nS
Reverse Recovery Time ①	Is = -7.2A di/dt = $100A/\mu S$ (Q1,Q3,Q5)	-	47	71	nS
	Is = 10A di/dt = 100A/µS (Q2,Q4,Q6)	-	0.12	0.18	μC
Reverse Recovery Charge (1)	Is = -7.2A di/dt = $100A/\mu S$ (Q1,Q3,Q5)	-	0.084	0.13	μC


NOTES:

(1) This parameter is guaranteed by design but need not be tested. Typical parameters are representative of actual device performance but are for reference only.
(2) Resistance as seen at package pins.
(3) Resistance for die only; use for thermal calculations.
(4) T_A = 25 °C unless otherwise specified.
(2) Resistance as a seen at package pins.

APPLICATION NOTES


N-CHANNEL GATES (02,04,06)

For driving the N-Channel gates, it is important to keep in mind that it is essentially like driving a capacitance to a sufficient voltage to get the channel fully on. Driving the gates to +15 volts with respect to their sources assures that the transistors are on. This will keep the dissipation down to a minimum level [RDS(ON) specified in the data sheet]. How quickly the gate gets turned ON and OFF will determine the dissipation of the transistor while it is transitioning from OFF to ON, and vice-versa. Turning the gate ON and OFF too slow will cause excessive dissipation, while turning it ON and OFF too fast will cause excessive switching noise in the system. It is important to have as low a driving impedance as practical for the size of the transistor. Many motor drive IC's have sufficient gate drive capability for the MSK 3003. If not, paralleled CMOS standard gates will usually be sufficient. A series resistor in the gate circuit slows it down, but also suppresses any ringing caused by stray inductances in the MOSFET circuit. The selection of the resistor is determined by how fast the MOSFET wants to be switched. See Figure 1 for circuit details.



P-CHANNEL GATES (Q1,Q3,Q5)


Most everything applies to driving the P-Channel gates as the N-Channel gates. The only difference is that the P-Channel gate to source voltage needs to be negative. Most motor drive IC's are set up with an open collector or drain output for directly interfacing with the P-channel gates. If not, an external common emitter switching transistor configuration (see Figure 2) will turn the P-Channel MOSFET on. All the other rules of MOSFET gate drive apply here. For high supply voltages, additional circuitry must be used to protect the P-Channel gate from excessive voltages.






BRIDGE DRIVE CONSIDERATIONS


It is important that the logic used to turn ON and OFF the various transistors allow sufficient "dead time" between a high side transistor and its low side transistor to make sure that at no time are they both ON. When they are, this is called "shoot-through", and it places a momentary short across the power supply. This overly stresses the transistors and causes excessive noise as well. See Figure 3.



This deadtime should allow for the turn on and turn off time of the transistors, especially when slowing them down with gate resistors. This situation will be present when switching motor direction, or when sophisticated timing schemes are used for servo systems such as locked antiphase PWM'ing for high bandwidth operation.


N-CHANNEL DEVICES (Q2,Q4,Q6)









DRAIN CURRENT vs DRAIN TO SOURCE VOLTAGE




DRAIN CURRENT vs GATE TO SOURCE VOLTAGE







MECHANICAL SPECIFICATIONS



ORDERING INFORMATION

PART NUMBER	SCREENING LEVEL	
MSK 3003	Industrial	

M.S. Kennedy Corp. 4707 Dey Road, Liverpool, New York 13088 Phone (315) 701-6751 FAX (315) 701-6752 www.mskennedy.com

The information contained herein is believed to be accurate at the time of printing. MSK reserves the right to make changes to its products or specifications without notice, however, and assumes no liability for the use of its products.