

DRAM

1 MEG x 1 DRAM

STATIC COLUMN

DRAM

FEATURES

- Industry-standard x1 pinout, timing, functions and packages
- High-performance CMOS silicon-gate process
- Single +5V ±10% power supply
- Low power, 3mW standby; 175mW active, typical
- All inputs, outputs and clocks are TTL-compatible
- 512-cycle refresh in 8ms
- Refresh modes: $\overline{\text{RAS}}$ ONLY, $\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$ (CBR), and HIDDEN
- STATIC COLUMN access cycle

OPTIONS

MARKING

- | | |
|--------------|-----|
| • Timing | |
| 70ns access | - 7 |
| 80ns access | - 8 |
| 100ns access | -10 |


- | | |
|-----------------------|------|
| • Packages | |
| Plastic DIP (300 mil) | None |
| Plastic SOJ (300 mil) | DJ |
| Plastic ZIP (350 mil) | Z |

- Part Number Example: MT4C1026DJ-7

GENERAL DESCRIPTION

The MT4C1026 is a randomly accessed solid-state memory containing 1,048,576 bits organized in a x1 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. $\overline{\text{RAS}}$ is used to latch the first 10 bits and $\overline{\text{CAS}}$ the latter 10 bits. A READ or WRITE cycle is selected with the $\overline{\text{WE}}$ input. A logic HIGH on $\overline{\text{WE}}$ dictates READ mode while a logic LOW on $\overline{\text{WE}}$ dictates WRITE mode. During a WRITE cycle, data-in (D) is latched by the falling edge of $\overline{\text{WE}}$ or $\overline{\text{CAS}}$, whichever occurs last. If $\overline{\text{WE}}$ goes LOW prior to $\overline{\text{CAS}}$ going LOW, the output pin, data-out (Q), remains open (High-Z) until the next $\overline{\text{CAS}}$ cycle. If $\overline{\text{WE}}$ goes LOW after data reaches the output pin, Q is activated and retains the selected cell data as long as $\overline{\text{CAS}}$ remains LOW (regardless of $\overline{\text{WE}}$ or $\overline{\text{RAS}}$). This late $\overline{\text{WE}}$ pulse results in a READ WRITE cycle.


STATIC COLUMN operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row-address-defined (A0-A9) page boundary. After the first READ, any column-address transition will result in



new data-out. Unlike the PAGE MODE, which requires $\overline{\text{CAS}}$ to be toggled for each successive PAGE MODE access, the STATIC COLUMN allows $\overline{\text{CAS}}$ to be left LOW for successive STATIC COLUMN accesses. Returning $\overline{\text{RAS}}$ HIGH terminates the STATIC COLUMN operation.

Returning $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the $\overline{\text{RAS}}$ HIGH time. Memory cell data is retained in its correct state by maintaining power and executing any $\overline{\text{RAS}}$ cycle (READ, WRITE) or $\overline{\text{RAS}}$ REFRESH cycle ($\overline{\text{RAS}}$ ONLY, CBR, or HIDDEN) so that all 512 combinations of $\overline{\text{RAS}}$ addresses (A0-A8) are executed at least every 8ms, regardless of sequence. The CBR REFRESH cycle will invoke the internal refresh counter for automatic $\overline{\text{RAS}}$ addressing.

FUNCTIONAL BLOCK DIAGRAM
STATIC COLUMN



***NOTE:** 1. If \overline{WE} goes LOW prior to \overline{CAS} going LOW, EW detection circuit output is a HIGH (EARLY WRITE).
2. If \overline{CAS} goes LOW prior to \overline{WE} going LOW, EW detection circuit output is a LOW (LATE WRITE).

TRUTH TABLE

FUNCTION		RAS	CAS	WE	ADDRESSES		DATA	
					'R	'C	D (Data-In)	Q (Data-Out)
Standby		H	H→X	X	X	X	"don't care"	High-Z
READ		L	L	H	ROW	COL	"don't care"	Data-Out
EARLY WRITE		L	L	L	ROW	COL	Data-In	High-Z
READ WRITE		L	L	H→L	ROW	COL	Data-In	Data-Out
STATIC-COLUMN READ	1st Cycle	L	L	H	ROW	COL	"don't care"	Data-Out
	2nd Cycle	L	L	H	n/a	COL	"don't care"	Data-Out
STATIC-COLUMN EARLY-WRITE	1st Cycle	L	L	L	ROW	COL	Data-In	High-Z
	2nd Cycle	L	L	H→L	n/a	COL	Data-In	High-Z
STATIC-COLUMN READ-WRITE	1st Cycle	L	L	H→L	ROW	COL	Data-In	Data-Out
	2nd Cycle	L	L	H→L	n/a	COL	Data-In	Data-Out
RAS ONLY REFRESH		L	H	X	ROW	n/a	"don't care"	High-Z
HIDDEN REFRESH	READ	L→H→L	L	H	ROW	COL	"don't care"	Data-Out
	WRITE	L→H→L	L	L	ROW	COL	Data-In	High-Z
CBR REFRESH		H→L	L	X	X	X	"don't care"	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to V _{SS}	-1V to +7V
Operating Temperature, T _A (ambient)	0°C to +70°C
Storage Temperature (plastic)	-55°C to +150°C
Power Dissipation	600mW
Short Circuit Output Current	50mA

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 6, 7) (V_{CC} = +5V ±10%)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	V _{CC}	4.5	5.5	V	
Input High (Logic 1) Voltage, all inputs	V _{IH}	2.4	V _{CC} +1	V	
Input Low (Logic 0) Voltage, all inputs	V _{IL}	-1.0	0.8	V	
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ 6.5V (All other pins not under test = 0V)	I _I	-2	2	μA	
OUTPUT LEAKAGE CURRENT (Q is disabled; 0V ≤ V _{OUT} ≤ 5.5V)	I _{OZ}	-10	10	μA	
OUTPUT LEVELS	V _{OH}	2.4		V	
Output High Voltage (I _{OUT} = -5mA) Output Low Voltage (I _{OUT} = 4.2mA)	V _{OL}		0.4	V	

PARAMETER/CONDITION	SYMBOL	MAX			UNITS	NOTES
		-7	-8	-10		
STANDBY CURRENT: (TTL) (R _{AS} = C _{AS} = V _{IH})	I _{CC1}	2	2	2	mA	
STANDBY CURRENT: (CMOS) (R _{AS} = C _{AS} = V _{CC} - 0.2V)	I _{CC2}	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC3}	80	70	60	mA	3, 4
OPERATING CURRENT: STATIC COLUMN Average power supply current (R _{AS} = V _{IL} ; C _{AS} , Address Cycling: t _{SC} = t _{SC} [MIN])	I _{CC4}	60	50	40	mA	3, 4
REFRESH CURRENT: R _{AS} ONLY Average power supply current (R _{AS} Cycling; C _{AS} = V _{IH} ; t _{RC} = t _{RC} [MIN])	I _{CC5}	80	70	60	mA	3
REFRESH CURRENT: CBR Average power supply current (R _{AS} , C _{AS} , Address Cycling: t _{RC} = t _{RC} [MIN])	I _{CC6}	80	70	60	mA	3, 5

CAPACITANCE

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A9, D	C _{I1}		5	pF	2
Input Capacitance: RAS, CAS, WE	C _{I2}		7	pF	2
Output Capacitance: Q	C _O		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(Notes: 6, 7, 8, 9, 10, 11, 12, 13) (V_{CC} = +5V ±10%)

AC CHARACTERISTICS	SYM	-7		-8		-10		UNITS	NOTES
		MIN	MAX	MIN	MAX	MIN	MAX		
Random READ or WRITE cycle time	¹ RC	130		150		180		ns	
READ WRITE cycle time	¹ RWC	155		175		205		ns	
STATIC-COLUMN READ or WRITE cycle time	¹ SC	35		40		50		ns	
STATIC-COLUMN READ-WRITE cycle time	¹ SRWC	70		80		100		ns	
Access time from RAS	¹ RAC		70		80		100	ns	14
Access time from CAS	¹ CAC		20		20		25	ns	15
Access time from column-address	¹ AA		35		40		50	ns	
RAS pulse width	¹ RAA	70	100,000	80	100,000	100	100,000	ns	
RAS pulse width (STATIC COLUMN)	¹ RASC	70	100,000	80	100,000	100	100,000	ns	
RAS hold time	¹ RSH	20		20		25		ns	
RAS precharge time	¹ RP	50		60		70		ns	
CAS pulse width	¹ CAS	20	100,000	20	100,000	25	100,000	ns	
CAS hold time	¹ CSH	70		80		100		ns	
CAS precharge time	¹ CPN	10		10		15		ns	16
CAS precharge time (STATIC COLUMN)	¹ CP	10		10		10		ns	
RAS to CAS delay time	¹ RCD	20	50	20	60	25	75	ns	17
CAS to RAS precharge time	¹ CRP	5		5		5		ns	
Row-address setup time	¹ ASR	0		0		0		ns	
Row-address hold time	¹ RAH	10		10		15		ns	
RAS to column-address delay time	¹ RAD	15	35	15	40	20	50	ns	18
Column-address setup time	¹ ASC	0		0		0		ns	
Column-address hold time	¹ CAH	15		15		20		ns	
Column-address hold time (referenced to RAS)	¹ AR	80		90		100		ns	
Column-address to RAS lead time	¹ RAL	35		40		50		ns	
Read command setup time	¹ RCS	0		0		0		ns	
Read command hold time (referenced to CAS)	¹ RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	¹ RRH	0		0		0		ns	19
CAS to output in Low-Z	¹ CLZ	0		0		0		ns	
Output buffer turn-off delay	¹ OFF	3	20	3	20	3	20	ns	20, 24

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

 (Notes: 6, 7, 8, 9, 10, 11, 12, 13) ($V_{CC} = +5V \pm 10\%$)


DRAM

AC CHARACTERISTICS	PARAMETER	SYM	-7		-8		-10		UNITS	NOTES
			MIN	MAX	MIN	MAX	MIN	MAX		
Column-address hold time EARLY WRITE (referenced to \overline{RAS})	1AWR	55		60		70		ns		
\overline{WE} command setup time	1WCS	0		0		0		ns	21	
Write command hold time	1WCH	15		15		20		ns		
Write command hold time (referenced to \overline{RAS})	1WCR	55		60		75		ns		
Write command pulse width	1WP	15		15		20		ns		
Write command to \overline{RAS} lead time	1RWL	20		20		25		ns		
Write command to \overline{CAS} lead time	1CWL	20		20		25		ns		
Data-in setup time	1DS	0		0		0		ns	22	
Data-in hold time	1DH	15		15		20		ns	22	
Data-in hold time (referenced to \overline{RAS})	1DHR	55		60		75		ns		
\overline{RAS} to \overline{WE} delay time	1RWD	70		80		100		ns	21	
Column-address to \overline{WE} delay time	1AWD	35		40		50		ns	21	
\overline{CAS} to \overline{WE} delay time	1CWD	20		20		25		ns	21	
Transition time (rise or fall)	1T	3	50	3	50	3	50	ns	9, 10	
Refresh period (512 cycles)	1REF		8		8		8	ms		
\overline{RAS} to \overline{CAS} precharge time	1RPC	0		0		0		ns		
\overline{CAS} setup time (CBR REFRESH)	1CSR	10		10		10		ns	5	
\overline{CAS} hold time (CBR REFRESH)	1CHR	15		15		15		ns	5	
Write inactive time	1WI	10		10		10		ns		
Previous WRITE to column-address delay time	1LWAD	20	30	20	35	25	45	ns		
Previous WRITE to column-address hold time	1AHLW	65		75		95		ns		
Output data hold time from column-address	1AOH	5		5		5		ns		
Output data enable from WRITE	1OW	$^1AA + 5$		$^1AA + 5$		$^1AA + 5$		ns		
Access time from last WRITE	1ALW	65		75		95		ns		
Column-address hold time referenced to \overline{RAS} HIGH	1AH	5		5		10		ns		
\overline{CAS} pulse width in STATIC COLUMN mode	1CSC	1CAS		1CAS		1CAS		ns		
Output data hold from WRITE	1WOH	0		0		0		ns		


NOTES

- All voltages referenced to V_{SS} .
- This parameter is sampled. $V_{CC} = 5V \pm 10\%$; $f = 1 \text{ MHz}$.
- I_{CC} is dependent on cycle rates.
- I_{CC} is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the output open.
- Enables on-chip refresh and address counters.
- The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- An initial pause of $100\mu\text{s}$ is required after power-up followed by any eight \overline{RAS} cycles before proper device operation is assured. The eight \overline{RAS} cycle wake-ups should be repeated any time the \overline{REF} refresh requirement is exceeded.
- AC characteristics assume $t_T = 5\text{ns}$.
- $V_{IH}(\text{MIN})$ and $V_{IL}(\text{MAX})$ are reference levels for measuring timing of input signals. Transition times are measured between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}).
- In addition to meeting the transition rate specification, all input signals must transit between V_{IH} and V_{IL} (or between V_{IL} and V_{IH}) in a monotonic manner.
- If $\overline{CAS} = V_{IH}$, data output is High-Z.
- If $\overline{CAS} = V_{IL}$, data output may contain data from the last valid READ cycle.
- Measured with a load equivalent to two TTL gates and 100pF .
- Assumes that $t_{RCD} < t_{RCD}(\text{MAX})$. If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- Assumes that $t_{RCD} \geq t_{RCD}(\text{MAX})$.
- If \overline{CAS} is LOW at the falling edge of \overline{RAS} , Q will be maintained from the previous cycle. To initiate a new cycle and clear the data-out buffer, \overline{CAS} must be pulsed HIGH for t_{CPN} .
- Operation within the $t_{RCD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MAX})$ can be met. $t_{RCD}(\text{MAX})$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{CAC} .
- Operation within the $t_{RAD}(\text{MAX})$ limit ensures that $t_{RAC}(\text{MIN})$ and $t_{CAC}(\text{MIN})$ can be met. $t_{RAD}(\text{MAX})$ is specified as a reference point only; if t_{RAD} is greater than the specified $t_{RAD}(\text{MAX})$ limit, then access time is controlled exclusively by t_{AA} .
- Either t_{RCH} or t_{RRH} must be satisfied for a READ cycle.
- $t_{OFF}(\text{MAX})$ defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
- t_{WCS} , t_{RWD} , t_{AWD} and t_{CWD} are restrictive operating parameters in LATE WRITE, and READ-MODIFY-WRITE cycles only. If $t_{WCS} \geq t_{WCS}(\text{MIN})$, the cycle is an EARLY WRITE cycle and the data output will remain an open circuit throughout the entire cycle. If $t_{RWD} \geq t_{RWD}(\text{MIN})$, $t_{AWD} \geq t_{AWD}(\text{MIN})$ and $t_{CWD} \geq t_{CWD}(\text{MIN})$, the cycle is a READ WRITE and the data output will contain data read from the selected cell. If neither of the above conditions is met, the cycle is a LATE WRITE and the state of Q is indeterminate (at access time and until \overline{CAS} goes back to V_{IH}).
- These parameters are referenced to \overline{CAS} leading edge in EARLY WRITE cycles and \overline{WE} leading edge in LATE WRITE or READ-MODIFY-WRITE cycles.
- A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = \text{LOW}$.
- The 3ns minimum is a parameter guaranteed by design.

READ WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)




STATIC-COLUMN READ CYCLE




▨ DON'T CARE
▩ UNDEFINED

DRAM

STATIC-COLUMN EARLY-WRITE CYCLE
(CAS Controlled)




STATIC-COLUMN EARLY-WRITE CYCLE
(WE Controlled)




 DON'T CARE
 UNDEFINED

STATIC-COLUMN READ-WRITE CYCLE
(LATE WRITE and READ-MODIFY-WRITE CYCLES)


DRAM




RAS ONLY REFRESH CYCLE
(ADDR = A0-A8; A9 and \overline{WE} = DON'T CARE)



CBR REFRESH CYCLE
(A0-A9 and \overline{WE} = DON'T CARE)



HIDDEN REFRESH CYCLE ²³
(\overline{WE} = HIGH)



 DON'T CARE
 UNDEFINED