# New Jersey Semi-Conductor Products, Inc.

20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A.

TELEPHONE: (973) 376-2922

(212) 227-6005

FAX: (973) 376-8960

## Designer's Data Sheet **Power Field Effect Transistor**

### N-Channel Enhancement-Mode **Silicon Gate**


This TMOS Power FET is designed for high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.


- Silicon Gate for Fast Switching Speeds Switching Times Specified at 100°C
- Designer's Data IDSS, VDS(on), VGS(th) and SOA Specified at Elevated Temperature
- Rugged SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



### **MTM40N20**

TMOS POWER FET 40 AMPERES  $R_{DS(on)} = 0.08 \text{ OHM}$ 200 VOLTS






#### **MAXIMUM RATINGS**

Rating	Symbol	Value	Unit
Drain-Source Voltage	V <sub>DSS</sub>	200	Vdc
Drain-Gate Voltage (RGS = 1 MΩ)	VDGR	200	Vdc
Gate-Source Voltage Continuous Non-repetitive (t <sub>p</sub> ≤ 50 μs)	V <sub>GS</sub> V <sub>GSM</sub>	± 20 ± 40	Vdc Vpk
Drain Current — Continuous — Pulsed	ID IDM	40 200	Adc
Total Power Dissipation @ T <sub>C</sub> = 25°C Derate above 25°C	PD	250 2	Watts W/°C
Operating and Storage Temperature Range	Tj, Tstg	- 65 to 150	°C

### THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R <sub>Ø</sub> JC R <sub>Ø</sub> JA	0.5 30	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 5 seconds	ΤL	300	°C



#### ELECTRICAL CHARACTERISTICS (T<sub>C</sub> = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit		
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA) MTM40N20	V(BR)DSS	200	_	Vdc		
Zero Gate Völtage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, T <sub>J</sub> = 125°C)	IDSS	_	10 100	μAdc		
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)	IGSSF		100	nAdc		
Gate-Body Leakage Current, Reverse (VGSR = 20 Vdc, VDS = 0)	IGSSR	_	100	nAdc		



NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

ELECTRICAL	CHADACTEDISTICS	santinuad (T	25°C unless otherwise noted)
ELEC I KALAL	CHARACTEMBIRS -	- continued ( c =	25°C unless otherwise noted)

Characteristic		Symbol	Min	Max	Unit
IN CHARACTERISTICS*					
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		VGS(th)	2 1.5	4.5 4	Vdc
Static Drain-Source On-Resistance (\	/GS = 10 Vdc, ID = 20 Adc)	R <sub>DS(on)</sub>		0.08	Ohm
Drain-Source On-Voltage (V <sub>GS</sub> = 10 V) (I <sub>D</sub> = 40 Adc) (I <sub>D</sub> = 20 Adc, T <sub>J</sub> = 100°C)		V <sub>DS(on)</sub>	_	3.8 3.2	Vdc
Forward Transconductance (VDS =	15 V, I <sub>D</sub> = 20 A)	9FS	10		mhos
YNAMIC CHARACTERISTICS					
Input Capacitance		CISS	_	5500	pF
Output Capacitance	$(V_{DS} = 25 \text{ V, } V_{GS} = 0,$ f = 1  MHz)	Coss		1500	
Reverse Transfer Capacitance		Crss	_	500	1
WITCHING CHARACTERISTICS* (TJ	= 100°C}				
Turn-On Delay Time		<sup>t</sup> d(on)		60	ns
Rise Time	(V <sub>DD</sub> = 25 V, I <sub>D</sub> = 0.5 Rated I <sub>D</sub>	t <sub>r</sub>	_	300	
Turn-Off Delay Time	R <sub>gen</sub> = 50 ohms) See Figures 13 and 14	<sup>t</sup> d(off)		400	
Fall Time		tę	- 1	250	
Total Gate Charge	(VDS = 0.8 Rated VDSS,	σg	85 (Typ)	95	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V)	Qgs	45 (Typ)	_	
Gate-Drain Charge	See Figure 12	$a_{gd}$	40 (Typ)		
OURCE DRAIN DIODE CHARACTERIS	TICS*				
Forward On-Voltage		V <sub>SD</sub>	2.0 (Typ)	2.5	Vdc
Forward Turn-On Time	(IS = Rated ID, VGS = 0)	ton	Limited by stray inductance		
Reverse Recovery Time	143 -/	t <sub>rr</sub>	200 (Typ)	_	ns
NTERNAL PACKAGE INDUCTANCE				•	
Internal Drain Inductance (Measured from the contact screw on the header closer to the source pin and the center of the die)		Ld	5 (Typ)	_	nH
Internal Source Inductance (Measured from the source pin, 0 25" from the package to the source bond pad)		L <sub>S</sub>	12.5 (Typ)	_	